Signal Delay in RC Tree Networks

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 2, Issue 3, 1983, Pages 202-211

  Rubinstein, Jorge ^a   Penfield, Paul ^b   Horowitz, Mark A ^c  

^a HEWLETT PACKARD COMPANY   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^c STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS - ANALYSIS; SEMICONDUCTOR DEVICES, MOS;

ELECTRIC NETWORKS;

EID: 0020778211     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/TCAD.1983.1270037     Document Type: Article

References (19)

1. M. S. Ghausi and J. J. Kelly, Introduction to Distributed-Parameter Networks. New York: Holt, Rinehart and Winston, 1968.
2. U. Kumar, “A bibliography of distributed-RC networks,” IEEE Circuits Syst. Mag., vol. 2, no. 2, pp. 9-19, June, 1980.
3. E. N. Protonotarios and O. Wing, “Theory of nonuniform RC lines, Part I: Analytic properties and realizability conditions in the frequency domain,” IEEE Trans. Circuit Theory, vol. CT-14, no. 1, pp. 2-12; Mar. 1967.
4. E. N. Protonotarios and O. Wing, “Theory of nonuniform RC lines, Part II: Analytic properties in the time domain,” IEEE Trans. Circuit Theory, vol. CT-14, no. 1, pp. 13-20, Mar. 1967.
5. K. Singhal and J. Vlach, “Calculation of time responses of nonuniform RC-distributed active networks,” in Dig. Tech. Pap., London 1971 IEEE Int. Symp. Electrical Network Theory, (London, England), pp. 75-76, Sept. 6-10, 1971.
6. K. Singhal and J. Vlach, “Approximation of nonuniform RC-distributed networks for frequency- and time-domain computations,” IEEE Trans. Circuit Theory, vol. CT-19, no. 4, pp. 347-354, July 1972.
7. W. C. Elmore, “The transient response of damped linear networks with particular regard to wide-band amplifiers,” J. Appl. Phys., vol. 19, no. 1, pp. 55-63, Jan. 1948.
8. Paul Penfield, Jr. and Jorge Rubinstein, “Signal delay in RC tree networks,” in Proc. Second Caltech Conf. on Very Large Scale Integration, (Pasadena, CA), pp. 269-283, Jan. 19-21, 1981.
9. Paul Penfield, Jr. and Jorge Rubinstein, “Signal delay in RC tree networks,” in Proc. Eighteenth Design Automation Conf., (Nashville, TN), pp. 613-617, June 29-July 1, 1981.
10. Rathin Putatunda, “AUTO-DELAY: A program for automatic calculation of delay in LSI/VLSI chips,” in Proc. Nineteenth Design Automation Conf., (Las Vegas, NV), pp. 616-621, June 14-16, 1982.
11. Rathin Putatunda, “Automatic calculation of delay in custom generated LSI/VLSI chips,” in Proc. IEEE Int. Conf. Circuits and Computers, (New York, NY), pp. 193-196, Sept. 28-Oct. 1, 1982.
12. N. P. Jouppi, “TV: An nMOS timing analyzer,” in Proc. Third Caltech Conf. on Very Large Scale Integration, R. Bryant, ed. Rockville, MD: Computer Science Press, 1983, pp. 71-85.
13. P. Penfield, Jr., MARTHA User's Manual. Cambridge, MA: MIT Press, 1971.
14. P. Penfield, Jr., “Description of electrical networks using wiring operators,” Proc. IEEE, vol. 60, pp. 49-53, Jan. 1972.
15. P. Penfield, Jr., MARTHA User's Manual, 1973 Addendum. Cambridge, MA: MIT Dep. of Elect. Eng., 1974.
16. P. Penfield, Jr., “MARTHA,” in Handbook of Circuit Analysis Languages and Techniques, R. W. Jensen and L. P. McNamee, eds. Englewood Cliffs, NJ: Prentice-Hall, 1976, pp. 496-535.
17. L. A. Glasser, “The analog behavior of digital integrated circuits,” in Proc. Eighteenth Design Automation Conf., (Nashville, TN), pp. 603-612, June 29-July 1, 1981.
18. R. D. Thornton, C. L. Searle, D. O. Pederson, R. B. Adler, and E. J. Angelo, Jr., Multistage Transistor Circuits. New York: Wiley, 1965, sec. 1.2.
19. R. D. Thornton et al., Multistage Transistor Circuits. New York: Wiley, 1965, sec. 8.2.6.