Low-supply-noise low-power embedded modular SRAM

IEE Proceedings: Circuits, Devices and Systems

Volumn 143, Issue 2, 1996, Pages 73-82

  Schultz, K J ^a   Gibbins, R G ^a   Fujimoto, J S ^a  

^a Bayview Technologies Inc   (Canada)

Author keywords

Cmos memory; Embedded memory; Low power sram; Ml ed signal circuits

Indexed keywords

AMPLIFIERS (ELECTRONIC); BUFFER CIRCUITS; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; DECODING; ENERGY DISSIPATION; FLIP FLOP CIRCUITS; INTEGRATED CIRCUIT LAYOUT; MIXER CIRCUITS;

EMBEDDED MEMORY; INTERNAL CASCADED CLOCKS; MIXED SIGNAL CIRCUITS; PULSED DIVIDED WORD LINE ARCHITECTURE; SENSE AMPLIFIERS; STATIC RANDOM ACCESS MEMORY; WEAK STATIC SENSING;

RANDOM ACCESS STORAGE;

EID: 0030127661     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:19960014     Document Type: Article

References (23)

1. OLMSTEAD, J.A., and VULIH, S.: 'Noise problems in mixed analog-digital integrated circuits', Proceedings of IEEE conference on Custom integrated circuits, 1987, pp. 659-662
2. OKUYAMA, H., NAKANO, T., NISHIDA, S., AONO, E., SATOH, H., and ARITA, S.: 'A 7.5 ns 32Kx8 CMOS SRAM', IEEE J. Solid-Statc Circuits, 19S8, 23, (5), pp. 1054-1059
3. MIYAJI, F., MATSUYAMA, Y., KANAISHI, Y., SENOH, K., EMORI, T., and HAGIWARA, Y.: 'A 25-ns 4-MBit CMOS SRAM with dynamic bit-line loads', IEEE J. Solid-Slate Circuits, 1989, 24, (5), pp. 1213-1218
4. KURIYAMA, M., ATSUMI, S., IMAMIYA, K., IYAMA, Y., MATSUKAWA, N., ARAKI, H., NARITA, K., MASUDA, K., and TANAKA, S.: 'A 16-ns 1-Mb CMOS EPROM', IEEE J. Solid-State Circuits, 1990, 25, (5), pp. 1141-1146
5. PARTOVI, H., NGAI, J., and MCGEE, W.A.: 'Noise suppression techniques for logic and memory circuits', Symposium on VLSI circuits digest of technical papers, 1991, pp. 51-52
6. AOKI, M., IKENAGA, S., NAKAGOME, Y., HORIGUCHI, M., KAWASE, Y., KAWAMOTO, Y., and ITOH, K.: 'New DRAM noise generation under half-K,.,. précharge and its reduction using a transposed amplifier', IEEE J. Solid-State Circuits, 1989. 24, (4), pp. 889-894
7. YOSHIMOTO, M., ANAMI, K., SHINOHARA, H., YOSHIHARA.T., TAKAGI, H., NAGAO, S., KAYANO, S., and NAKANO, T.: 'A 64Kb full CMOS RAM with divided word-line structure', ISSCC digest of technical papers, 1983, pp. 58-59
8. TANAKA, T., SHIMIZU, H., TAKAISHI, I., FUNAKOSHI, Y., KHONO, Y., and KASHIMOTO, Y.: 'Ultra low power 16K CMOS RAM', Symposium on VLSI technology digest of technical papers, 1983, pp. 38-39
9. SEKIYAMA, A., SEKI, T., NAGAI, S., IWASE, A., SUZUKI, N., and HAYASAKA, M.: 'A l V operating 256-Kbit full CMOS SRAM', Symposium on VLSI circuits digest of technical papers, 1990. pp. 53-54
10. SCHULTZ, K.J., GIBBINS, R.G., FUJIMOTO, J.S., PHILLIPS, R.S., GIBSON, G.F.R., and SILBURT, A.L.: 'Lowsupply-noise low-power embedded modular SRAM for mixed analog-digital ICs', Proceedings of IEEE conference on Custom integrated circuits, 1992, pp. 7.1.1-7.1.4
11. CHANDRAKASAN, A.P., and BRODERSON, R.W.: 'Lowpower CMOS digital design', IEEE J. Solid-State Circuits, 1992, 27, (4), pp. 47384
12. DESUCHE, J., BEYRON, B., BRIET, M., and FERME, P.-H.: '2)i double level metal CMOS gate array with flexible memory', Proceedings of IEEE conference on Custom integrated circuits, 1985, pp. 244-247
13. GANOUSIS, D., COLLINS, G., SRITHARAN, S., and COOPER, D.: 'A configurable CMOS SRAM using a seeded, laser recrystallized polysilicon on insulator process', Proceedings oflEEE conference on Custom integrated circuits, 1986, pp. 55-58
14. SWARTZ, W.P., GlUFFRE, C.R., BANZHAF, W.H., DE WIT, M., KHAN, H., MCINTOSH, C, PAVEY, T., and THOMAS, D.A.: 'CMOS RAM, ROM and PLA generators for ASIC applications', Proceedings of IEEE conference on Custom integrated circuits, 1986, pp. 334-338
15. CHAN, T., YUEN, A., KNORPP, K., HUNG, M., TSAO, P., FREIE, M., CHANG, Y., RASMUSSEN, R., HUI, A., and YIN, P.: 'Advanced structured arrays combine high density memories with channel-free logic array', Proceedings of IEEE conference on Custom integrated circuits, 1987, pp. 39-43
16. LE, T.P., PHUONG, H.V., and LIN, P.: '1K×128 high-performance, low-power configurable CMOS SRAM compiler', Proceedinss of IEEE ASIC seminar, 1990, pp. P3-5.1-4
17. KIMURA, M., MASUDA, S., OHKI, M., YAMASHITA, Y., OKADA, K., and HORIBA, Y.: 'A 3V, 100MHz, 35m\V, dynamic line memory macro cell for HDTV applications', Proceedings of IEEE conference on Custom integrated circuits, 1992, pp. 7.4.1-4
18. KO, U., SCHENCK, S., SVEJDA, F., and LA, S.: 'A 0.65nm 3.3-V CMOS gate array', Proceedings of IEEE conference on Custom integrated circuits, 1992, pp. 27.5.11
19. HADAWAY, R., KEMPF, P., SCHVAN, P., ROWLANDSON, M., HO, V., KOLK, J., TAIT, B., SUTHERLAND, D., JOLLY, G., and EMESH, I.: 'A sub-micron BiCMOS technology for telecommunications', Proceedings of European conference on Solid-stale device research, 1991, pp. 513-516
20. SILBURT, A.L., PHILLIPS, R.S., GIBSON, G.F?R., WOOD, S.W., BLUSCHKE, A.G., FUJIMOTO, J.S., KORNACHUK, S.P., NADEAU-DOSTIE, B., VERMA, R.K., and DIEDRICH, P.M.J.: 'A 180-MHz 0.8-um BiCMOS modular memory family of DRAM and multiport SRAM', IEEE J. Solid-State Circuits, 1993, 28, (3), pp. 222-232
21. UKITA, M., MURAKAMI, S., YAMAGATA, T., KURIYAMA, H., NASHIMURA, Y., and AN AM I, K.: 'A single-bitline cross-point cell activation (SCPA) architecture for ultra-lowpower SRAMs', IEEE J. Solid-Stale Circuits, 1993, 28, (11), pp. 1114-1118
22. SHINOHARA, H., MATSUMOTO, N., FUJIMORI, K., and KATO, S.: 'A flexible multi-port RAM compiler for datapath', Proceedings of IEEE conference on Custom integrated circuits, 1990, pp. 16.5.1-16.5.4
23. MARUYAMA, T., KAWAMURA, Y., KITAGAWA, N., SHINADA, K., HANADA, N., and SUZUKI, Y.: 'Wide operating voltage range and low power consumption EPROM structure for consumer oriented ASIC applications', Proceedings of IEEE conference on Custom integrated circuits, 1988, pp. 4.1.1-4