Designing low-power circuits: Practical recipes

IEEE Circuits and Systems Magazine

Volumn 1, Issue 1, 2001, Pages 6-25

  Benini, Luca ^a,b  

^a Giovanni de Micheli Enrico Macii   (Italy)

^b UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0003000445     PISSN: 1531636X     EISSN: None     Source Type: Journal    
DOI: 10.1109/7384.928306     Document Type: Article

References (29)

1. J. Rabaey and M. Pedram, Low Power Design Methodologies. Kluwer, 1996.
2. J. Mermet and W. Nebel, Low Power Design in Deep Submicron Electronics. Kluwer, 1997.
3. A. Chandrakasan and R. Brodersen, LowPower CMOS Design. IEEE Press, 1998.
4. T. Burd and R. Brodersen, &Processor Design for Portable Systems&, Journal of VLSI Signal Processing Systems, vol. 13, no. 2-3, pp. 203-221, August 1996.
5. D. Ditzel, &Transmeta's Crusoe: Cool Chips for Mobile Computing&, Hot Chips Symposium, August 2000.
6. J. Montanaro, et al., &A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor&, IEEE Journal of Solid-State Circuits, vol. 31, no. 11, pp. 1703-1714, November 1996.
7. V.Lee, et al., &A 1-V Programmable DSP for Wireless Communications&, IEEE Journal of Solid-State Circuits, vol. 32, no. 11, pp. 1766-1776, November 1997.
8. M. Takahashi, étal., &A60-mW MPEG4 Video Coded Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme&, IEEE Journal of Solid-State Circuits, vol. 33, no. 11, pp. 1772-1780, November 1998.
9. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, &Low-Power CMOS Digital Design&, IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473-84, April 1992.
10. F. Najm, &A Survey of Power Estimation Techniques in VLSI Circuits&, IEEE Transactions on VLSI Systems, vol. 2, no. 4, pp. 446-455, December 1994.
11. [ 11 ] M. Pedram, &Power Estimation and Optimization at the Logic Level&, International Journal of High-Speed Electronics and Systems, vol. 5, no. 2, pp. 179202, 1994.
12. P. Landman, &High-Level Power Estimation&, ISLPED-96: A CM/IEEE International Symposium on Low Power Electronics and Design, pp. 29-35, Monterey, California, August 1996.
13. E. Macii, M. Pedram, F. Somenzi, &High-Level Power Modeling, Estimation, and Optimization&, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 11, pp. 1061-1079, November 1998.
14. S. Borkar, &Design Challenges of Technology Scaling&, IEEE Micro, vol. 19, no. 4, pp. 23-29, July-August 1999.
15. S. Thompson, P. Packan, and M. Bohr, &MOS Scaling: Transistor Challenges for the 21st Century&, Intel Technology Journal, Q3, 1998.
16. Z. Chen, J. Shott, and J. Plummer, &CMOS Technology Scaling for Low Voltage Low Power Applications&,
17. lSLPE-98: IEEE International Symposium on Low Power Electronics, pp. 5657, San Diego, CA, October 1994.
18. Y. Ye, S. Borkar, and V. De, &A New Technique for Standby Leakage Reduction in High-Performance Circuits&, 1998 Symposium on VLSI Circuits, pp. 40-41, Honolulu, Hawaii, June 1998.
19. [ 18] M. Pedram, &Power Minimization in 1C Design: Principles and Applications&, ACM Transactions on Design Automation of Electronic Systems, vol. I, no. 1, pp. 3-56, January 1996.
20. B. Chen and I. Nedelchev, &Power Compiler: A Gate Level Power Optimization and Synthesis System&, ICCD '97: IEEE International Conference on Computer Design, pp. 74-79, Austin, Texas, October 1997.
21. L. Benini, P. Siegel, and G. De Micheli, &Automatic Synthesis of Gated Clocks for Power Reduction in Sequential Circuits&, IEEE Design and Test of Computers, vol. 11, no. 4, pp. 32-40, December 1994.
22. Y. Yoshida, B.-Y. Song, H. Okuhata, T. Onoye, and I. Shirakawa, &An Object Code Compression Approach to Embedded Processors&, ISLPED-98: ACM/ IEEE International Symposium on Low Power Electronics and Design, pp. 265268, Monterey, California, August 1997.
23. L, Benini, A. Macii, E. Macii, and M. Poncino, &Selective Instruction Compression for Memory Energy Reduction in Embedded Systems&, 1SLPED-99: ACM/ IEEE 1999 International Symposium on Low Power Electronics and Design, pp. 206-211, San Diego, California, August 1999.
24. H. Lekatsas and W. Wolf, &Code Compression for Low Power Embedded Systems&, DAC-37: ACM/IEEE Design Automation Conference, pp. 294-299, Los Angeles, California, June 2000.
25. S. Segars, K. Clarke, and L. Goudge, &Embedded Control Problems, Thumb and theARM7TDMI&, IEEE Micro, vol. 15, no. 5, pp. 22-30, October 1995.
26. D. Brooks, et al, &Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors&, IEEE Micro, vol. 20, No. 6, pp. 2644, November 2000.
27. L. Benini and G. De Micheli, Dynamic Power Management: Design Techniques and CAD Tools. Kluwer, 1997.
28. Intel, SA-1100 Microprocessor Technical Reference Manual. 1998.
29. L. Benini, A. Bogliolo, and G. De Micheli, &A Survey of Design Techniques for System-Level Dynamic Power Management&, IEEE Transactions on VLSI Systems, vol. 8, no. 3, pp. 299-316, June 2000.