A 1-V programmable DSP for wireless communications

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 11, 1997, Pages 1766-1774

  Lee, Wai ^{a,b,f,g,h,i,j}   Landman, Paul E ^a,b,i,k,l   Barton, Brock ^b,f,i,m,n,o   Abiko, Shigeshi ^c,p   Takahashi, Hiroshi ^a,b,c,i,q,r   Mizuno, Hiroyuki ^c,s   Muramatsu, Shigetoshi ^c,t   Tashiro, Kenichi ^c   Fusumada, Masahiro ^c   Pham, Luat ^b   Boutaud, Frederic ^a,d,e   Ego, Emmanuel ^d   Gallo, Girolamo ^b   Tran, Hiep ^b   Lemonds, Carl ^b   Shih, Albert ^b   Nandakumar, Mahalingam ^b   Eklund, Robert H ^a,b   Chen, Ih Chin ^a,b  

^a IEEE   (United States)

^b TEXAS INSTRUMENTS   (United States)

^c Texas Instruments Japan Ltd   (Japan)

^d TEXAS INSTRUMENTS   (France)

^e ANALOG DEVICES INC   (United States)

^f MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^g IBM T J WATSON RESEARCH CENTER   (United States)

^h VLSI Design Department   (United States)

ⁱ IBM T J Watson Research Center ^*  (United States)

^j DSP R and D Center   (United States)

^k UNIVERSITY OF CALIFORNIA   (United States)

^l NATIONAL SCIENCE FOUNDATION   (United States)

^m UNIVERSITY OF TEXAS AT AUSTIN   (United States)

ⁿ TI's Corporate R and D Organization   (United States)

^o Central Research Laboratories   (South Korea)

^p TOKYO UNIVERSITY OF SCIENCE   (Japan)

^q SONY CORPORATION   (Japan)

^r DAI NIPPON PRINTING CO LTD   (Japan)

^s UNIVERSITY OF TOKYO   (Japan)

^t NAGOYA UNIVERSITY   (Japan)

more..

Author keywords

CMOS digital integrated circuits; Computer architecture; Flip flops; Integrated circuit design; Low power circuits; Low power CMOS; Phase locked loops; Semiconductor memories; Viterbi decoding; Wireless communications

Indexed keywords

CELLULAR TELEPHONE SYSTEMS; CMOS INTEGRATED CIRCUITS; CONSUMER ELECTRONICS; DECODING; ELECTRIC POWER SUPPLIES TO APPARATUS; FLIP FLOP CIRCUITS; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUIT TESTING; PHASE LOCKED LOOPS; RADIO COMMUNICATION; SEMICONDUCTOR STORAGE;

LOW POWER CIRCUITS; VITERBI DECODING;

DIGITAL SIGNAL PROCESSING;

EID: 0031274865     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.641699     Document Type: Article

References (14)

1. W. Lee et al., "A 1 V DSP for wireless communications," in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 92-93.
2. 2 16 b DSP Core," in ISSCC Dig. Tech. Papers, Feb. 1995, pp. 84-85.
3. S. Mutoh et al., "A 1 V multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone application," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 168-169.
4. Texas Instruments Inc., TMS320C54x User's Guide, 1995.
5. A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-Stale Circuits, vol. 27, pp. 473-483, Apr. 1992.
6. E. Lee and D. Messerschmitt, Digital Communication. Norwell, MA: Kluwer, 1988.
7. I. Young, J. Greason, and K. Wong, "A PLL clock generator with 5-100 MHz of lock range for microprocessors," IEEE J. Solid-State Circuits, vol. 27, pp. 1599-1606, Nov. 1992.
8. E. Vittoz, "Low power design: Ways to approach the limits," in ISSCC Dig. Tech. Papers, Feb. 1994, pp. 14-18.
9. R. Best, Phase-Locked Loops: Design, Simulation, and Applications. New York: McGraw-Hill, 1996.
10. T. Sakuta, W. Lee, and P. Balsara, "Delay balanced multipliers for low power/low voltage DSP core," in Symp. Low Power Electronics Dig. Tech. Papers, Oct. 1995, pp. 36-37.
11. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. Reading, MA: Addison-Wesley, 1985.
12. M. Yoshimoto et al., "A divided word-line structure in the static RAM and its application to 64 K full CMOS RAM," IEEE J. Solid-State Circuits, vol. 18, pp. 479-485, Oct. 1983.
13. M. Nandakumar, A. Chatterjee, G. Stacey, and I.-C. Chen, "A 0.25 μm CMOS technology for 1 V low power applications - Device design and power/performance considerations," in Symp. VLSI Technology Dig. Tech. Papers, June 1996, pp. 68-69.
14. R. Gonzalez and M. Horowitz, "Energy dissipation in general purpose microprocessors," IEEE J. Solid-State Circuits, vol. 31, pp. 1277-1284, Sept. 1996.