Information flow and interconnections in computing: Extensions and applications of Rent's rule

Journal of Parallel and Distributed Computing

Volumn 64, Issue 12, 2004, Pages 1360-1370

  Ozaktas, Haldun M ^a  

^a BILKENT UNIVERSITY   (Turkey)

Author keywords

Fractal; Graph layout; Interconnection; Optical; Rent's rule; Wiring models

Indexed keywords

ALGORITHMS; GRAPH THEORY; HEURISTIC METHODS; HIERARCHICAL SYSTEMS; INTERCONNECTION NETWORKS; PROBLEM SOLVING;

FRACTAL; GRAPH LAYOUT; OPTICAL; RENT'S RULE; WIRING MODELS;

INFORMATION DISSEMINATION;

EID: 9644308081     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2004.07.006     Document Type: Article

References (72)

1. H.B. Bakoglu, Circuits, Interconnections and Packaging for VLSI, Addison-Wesley, Reading, MA, 1990.
2. S.N. Bhatt, F.T. Leighton, A framework for solving VLSI layout problems, J. Comput. System Sci. 28 (1984) 300-343.
3. B. Bollobas, Graph Theory: An Introductory Course, Springer, Berlin, 1979.
4. J. Van Campenhout, H. Van Marck, J. Depreitere, J. Dambre, Optoelectronic FPGAs, IEEE J. Selected Topics Quantum Electron. 5 (1999) 306-315.
5. P. Christie, Clouds, computers and complexity, in: S.K. Tewksbury (Ed.), Frontiers of Computing Systems Research, vol. 2, Plenurn; New York, 1991, pp. 197-238.
6. P. Christie, J.E. Cotter, A.M. Barrett, Design and simulation of optically interconnected computer systems, in: Interconnection of High Speed and High Frequency Devices and Systems, Proceedings of the SPIE, vol. 947, 1989, 19-24.
7. P. Christie, S.B. Styer, Fractal description of computer interconnection distributions, in: Microelectronic Interconnects and Packaging: System and Process Integration, Proceedings of the SPIE, vol. 1390, 1990.
8. W.J. Dally, A VLSI Architecture for Concurrent Data Structures, Kluwer, Norwell, MA, 1987.
9. J.A. Davis, V.K. De, J.D. Meindl, A stochastic wire-length distribution for gigascale integration (GSI): Part I: derivation and validation & Part II: applications to clock frequency, power dissipation, and chip size estimation, IEEE Trans. Electron. Devices 45 (1998) 580-589, 590-597.
10. J. Depreitere, H. Van Marck, J. Van Campenhout, A quantitative analysis of the benefits of the use of area-I/O pads in FPGAs, Microprocess. Microsystems 21 (1997) 89-97.
11. W.E. Donath, Stochastic model of the computer logic design process, Technical Report RC 3136, IBM T. J. Watson Research Center, Yorktown Heights, New York, 1970.
12. W.E. Donath, Equivalence of memory to 'random logic', IBM J. Res. Develop. 18 (1974) 401-407.
13. W.E. Donath, Placement and average interconnection lengths of computer logic, IEEE Trans. Circuits Systems 26 (1979) 272-277.
14. W.E. Donath, Wire length distribution for placements of computer logic, IBM J. Res. Develop. 25 (1981) 152-155.
15. Proceedings of the 45th Electronic Components and Technology Conference (ECTC), Las Vegas, Nevada, May 21-24, 1995, IEEE, Piscataway, NJ, 1995.
16. D.K. Ferry, Interconnection lengths and VLSI, IEEE Circuits Devices Mag. (July 1985) 39-42.
17. M. Feuer, Connectivity of random logic, IEEE Trans. Comput. 31 (1982) 29-33.
18. A. El Gamal, Two-dimensional stochastic model for interconnections in master slice integrated circuits, IEEE Trans. Circuits Systems 28 (1981) 127-134.
19. L. Hagen, A.B. Kahng, F.J. Kurdahi, C. Ramachandran, On the intrinsic Rent parameter and spectra-based partitioning methodologies, IEEE Trans. Comput.-Aided Design Integrated Circuits Systems 13 (1994) 27-37.
20. A.C. Hartmann, J.D. Ullman, Model categories for theories of parallel systems, in: G.J. Lipovski, M. Malek (Eds.), Parallel Computing: Theory and Experience, Wiley, New York, 1986.
21. W.R. Heller, W.F. Mikhail, W.E. Donath, Prediction of wiring space requirements for LSI, J. Design Automat. Fault Tolerant Comput. 2 (1978) 117-144.
22. T.C. Hu, E.S. Kuh, VLSI Circuit Layout: Theory and Design, IEEE Press, New York, 1985.
23. R.W. Keyes, The evolution of digital electronics towards VLSI, IEEE Trans. Electron. Devices 26 (1979) 271-279.
24. R.W. Keyes, Fundamental limits in digital information processing, Proc. IEEE 69 (1981) 267-278.
25. R.W. Keyes, The wire-limited logic chip, IEEE J. Solid State Circuits 17 (1982) 1232-1233.
26. R.W. Keyes, Communication in computation, Internat. J. Theoret. Phys. 21 (1982) 263-273.
27. R.W. Keyes, The Physics of VLSI Systems, Addison-Wesley, Reading, MA, 1987.
28. A.V. Krishnamoorthy, P.J. Marchand, F.E. Kiamilev, S.C. Esener, Grain-size considerations for optoelectronic multistage interconnection networks, Appl. Optics 31 (1992) 5480-5507.
29. B.S. Landman, R.L. Russo, On a pin versus block relationship for partitions of logic graphs, IEEE Trans. Comput. 20 (1971) 1469-1479.
30. F.T. Leighton, A.L. Rosenberg, Three-dimensional circuit layouts, J. Comput. System Sci. 15 (1986) 793-813.
31. C.E. Leiserson, Area-Efficient VLSI Computation, The MIT Press, Cambridge, MA, 1983.
32. B.B. Mandelbrot, The Pareto-Levy law and the distribution of income, Internat. Econom. Rev. 1 (1960) 79-106.
33. B.B. Mandelbrot, Information theory and psycholinguistics: a theory of word frequencies, in: P.P. Lazarsfeld, N.W. Henry (Eds.), Readings in Mathematical Social Science, The MIT Press, Cambridge, MA, 1968.
34. B.B. Mandelbrot, Fractals: Form, Chance and Dimension, W.H. Freeman, San Francisco, 1977.
35. B.B. Mandelbrot, The Fractal Geometry of Nature, W.H. Freeman, New York, 1983.
36. H. Van Marck, M. Brunfeut, J. Dambre, H. Neefs, J. Van Campenhout, Design issues for three-dimensional optoelectronic architectures, in: Proceedings of the PIERS 98, vol. 3, 1998, p. 1064.
37. H. Van Marck, J. Van Campenhout, Three-dimensional optoelectronic architectures for massively parallel processing systems, in: Proceedings of the Fourth International Conference on Massively Parallel Processing Using Optical Interconnections, IEEE Computer Society Press, Los Alamitos, CA, 1997, pp. 178-182.
38. H. Van Marck, D. Stroobandt, J. Van Campenhout, Interconnection length distributions in 3-dimensional anisotropic systems, in: Proceedings of the 13th LASTED International Conference on Applied Informatics, IASTED-ACTA Press, Anaheim, 1995, pp. 98-101.
39. A. Masaki, Electrical resistance as a limiting factor for high performance computer packaging, IEEE Circuits Devices Mag. (May 1989) 22-26.
40. A. Masaki, M. Yamada, Equations for estimating wire length in various types of 2-D and 3-D system packaging structures, IEEE Trans. Components Hybrids Manufacturing Technol. 10 (1987) 190-198.
41. D.A.B. Miller, H.M. Ozaktas, Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture, J. Parallel Distributed Comput. 41 (1997) 42-52.
42. W. Nakayama, On the accomodation of coolant flow paths in high density packaging, IEEE Trans. Components Hybrids Manufacturing Technol. 13 (1990) 1040-1049.
43. W. Nakayama, Heat-transfer engineering in systems integration - outlook for closer coupling of thermal and electrical designs of computers, IEEE Trans. Components Packaging Manufacturing Technol. Part A 18 (1995) 818-826.
44. C.A. Neugebauer, Unpublished manuscript.
45. H.M. Ozaktas, Paradigms of connectivity for computer circuits and networks, Optical Eng. 31 (1992) 1563-1567.
46. H.M. Ozaktas, Toward an optimal foundation architecture for optoelectronic computing. Part I. Regularly interconnected device planes & Part II. Physical construction and application platforms, Appl. Optics 36 (1997) 5682-5696, 5697-5705.
47. H.M. Ozaktas, Fundamentals of optical interconnections - a review, in: Proceedings of the Fourth International Conference on Massively Parallel Processing Using Optical Interconnections, IEEE Computer Society, Los Alamitos, CA, 1997, pp. 184-189 (Invited paper, June 22-24, 1997, Montreal).
48. H.M. Ozaktas, Levels of abstraction in computing systems and optical interconnection technology, in: P. Berthomé, A. Ferreira (Eds.), Optical Interconnections and Parallel Processing: Trends at the Interface, Kluwer, Dordrecht, The Netherlands, 1998(Chapter 1).
49. H.M. Ozaktas, Connectivity models for optoelectronic computing systems, in: J. Rolim, et al. (Eds.), Parallel and Distributed Processing, Lecture Notes in Computer Science, vol. 1800, Springer, Berlin, 2000, pp. 1072-1088.
50. H.M. Ozaktas, Y. Amitai, J.W. Goodman, Comparison of system size for some optical interconnection architectures and the folded multifacet architecture, Optics Comm. 82 (1991) 225-228.
51. H.M. Ozaktas, K.-H. Brenner, A.W. Lohmann, Interpretation of the space-bandwidth product as the entropy of distinct connection patterns in multifacet optical interconnection architectures, J. Optical Soc. Amer. A 10 (1993) 418-422.
52. H.M. Ozaktas, M.F. Erden, Comparison of fully three-dimensional optical, normally conducting and super conducting interconductions, Appl. Optics 38 (1999) 7264-7275.
53. H.M. Ozaktas, J.W. Goodman, Lower bound for the communication volume required for an optically interconnected array of points, J. Optical Soc. Amer. A 7 (1990) 2100-2106.
54. H.M. Ozaktas, J.W. Goodman, The limitations of interconnections in providing communication between an array of points, in: S.K. Tewksbury (Ed.), Frontiers of Computing Systems Research, vol. 2, Plenum, New York, 1991, pp. 61-124.
55. H.M. Ozaktas, J.W. Goodman, Implications of interconnection theory for optical digital computing, Appl. Optics 31 (1992) 5559-5567.
56. H.M. Ozaktas, J.W. Goodman, Organization of information flow in computation for efficient utilization of high information flux communication media, Optics Comm. 89 (1992) 178-182.
57. H.M. Ozaktas, J.W. Goodman, Comparison of local and global computation and its implications for the role of optical interconnections in future nanoelectronic systems, Optics Comm. 100 (1993) 247-258.
58. H.M. Ozaktas, J.W. Goodman, Optimal linewidth distribution minimizing average signal delay for RC limited circuits, Internat. J. Electron. 74 (1993) 407-410.
59. H.M. Ozaktas, J.W. Goodman, Elements of a hybrid interconnection theory, Appl. Optics 33 (1994) 2968-2987.
60. H.M. Ozaktas, D. Mendlovic, Multi-stage optical interconnection architectures with least possible growth of system size, Optics Lett. 18 (1993) 296-298.
61. H.M. Ozaktas, H. Oksuzoglu, R.F.W. Pease, J.W. Goodman, Effect on scaling of heat removal requirements in three-dimensional systems, Internat. J. Electron. 73 (1992) 1227-1232.
62. L. Pietronero, Fractals in physics: introductory concepts, in: S. Lundqvist, N.H. March, M.P. Tosi (Eds.), Order and Chaos in Nonlinear Physical Systems, Plenum, New York, 1988.
63. A.L. Rosenberg, Three-dimensional VLSI: a case study, J. Assoc. Comput. Mach. 30 (1983) 397-416.
64. R.L. Russo, On the tradeoff between logic performance and circuit-to-pin ratio for LSI, IEEE Trans. Comput. 21 (1972) 147-153.
65. G. Strang, Introduction to Applied Mathematics, Wellesley-Cambridge Press, Wellesley, MA, 1986.
66. D. Stroobandt, On an efficient method for estimating the interconnection complexity of designs and on the existence of region III in Rent's rule, in: Proceedings of the Ninth Great Lakes Symposium on VLSI, IEEE Computer Society Press, Los Alamitos, CA, 1999, pp. 330-331.
67. D. Stroobandt, J. Van Campenhout, Estimating interconnection lengths in three-dimensional computer systems, IEICE Trans. Inform. Systems E80-D (1997) 1024-1031.
68. D. Stroobandt, J. Van Campenhout, Accurate interconnection length estimations for predictions early in the design cycle, VLSI Design 10 (1999).
69. I.E. Sutherland, D. Oestreicher, How big should a printed circuit board be?, IEEE Trans. Comput. 22 (1973) 537-542.
70. H.N.V. Temperley, Graph Theory and Applications, Ellis Horwood Ltd, Chichester, 1981.
71. R.F. Thompson, The Brain, W.H. Freeman and Company, New York, 1985.
72. J.D. Ullman, Computational Aspects of VLSI, Computer Science Press, Rockville, MD, 1984.