Packet processing at 100 Gbps and beyond-challenges and perspectives

Photonische Netze - 10. ITG-Fachtagung

Volumn , Issue , 2009, Pages 43-52

  Hauger, Simon ^a   Wild, Thomas ^b   Mutter, Arthur ^a   Kirstädter, Andreas ^a   Karras, Kimon ^b   Ohlendorf, Rainer ^b   Feller, Frank ^a   Scharf, Joachim ^a  

^a UNIVERSITY OF STUTTGART   (Germany)

^b TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ETHERNET; NETWORK ARCHITECTURE;

BACK-BONE NETWORK; ECONOMICAL FACTORS; IMPLEMENTATION COMPLEXITY; NETWORK INFRASTRUCTURE; NETWORK PROCESSING UNITS; STANDARDIZATION PROCESS; TECHNOLOGICAL ADVANCES; TECHNOLOGICAL TRENDS;

PACKET SWITCHING;

EID: 85092009786     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (30)

1. H. J. Chao and B. Liu. High Performance Switches and Routers. Wiley-IEEE Press, May 2007.
2. Cisco. The Cisco QuantumFlow Processor: Cisco's Next Generation Network Processor. http://www.cisco.com/en/US/prod/collateral/routers/ps9343/solution_overview_c22-448936.pdf, 2008.
3. AMCC - Applied Micro Circuits Corporation. nP7310 - 10-Gbps Network Processor with Integrated Traffic Manager. Product Brief, https://www.amcc.com/MyAMCC/retrieveDocument/SNP/nP7310_060822.pdf, 2006.
4. Cavium Networks. OCTEON Plus CN58XX 4 to 16-Core MIPS64-Based SoCs. Product Brief, http://www.caviumnetworks.com/pdfFiles/CN58XX_PB%20Rev%201.5.pdf, 2008.
5. Xelerated. Xelerator X11 Network Processors Product Brief. http://www.xelerated.com/uploads/files/5. PDF, 2008.
6. Bay Microsystems. Chesapeake - Product Overview Page. http://www.baymicrosystems.com/products/network-silicon/chesapeake.php, 2009.
7. EZChip. Network Processor Designs White Paper. http://www.ezchip.com/Images/pdf/ezchip_white_paper.pdf, 1999.
8. Netronome. Network Topology Offload with Intelligent NICs. http://xen.org/files/xensummitboston08/2008-06-23-net-topo.pdf, 2008.
9. Intel Corporation. IXP2800 Product Brief. http://download.intel.com/design/network/ProdBrf/27905403.pdf, 2004.
10. PCI Industrial Computers Manufacturers Group PICMG. AdvancedTCA PICMG 3.0 short form specification. http://www.picmg.org/pdf/PICMG_3_0_Shortform.pdf, 2003.
11. EZchip Technologies, Inc. NP-4 Network Processor - 100G NPU with TM. http://www.ezchip.com/products.htm#NP4, 2008.
12. Xelerated AB. Xelerated HX300 family. http://www.xelerated.com/templates/page.aspx?page_id=329, 2009.
13. A. Nikologiannis et al. An FPGA-based queue management system for high speed networking devices. Microprocessors and Microsystems, 28(5-6):223 - 236, 2004. Special Issue on FPGAs: Applications and Designs.
14. S. Iyer et al. Designing packet buffers for router linecards. IEEE/ACM Trans. Networking, 16(3):705-717, June 2008.
15. G. Appenzeller et al. Sizing router buffers. SIG-COMM Comput. Commun. Rev., 34(4):281-292, 2004.
16. J. Sommers et al. An SLA perspective on the router buffer sizing problem. SIGMETRICS Perform. Eval. Rev., 35(4):40-51, 2008.
17. J. Garcia-Vidal et al. A DRAM/SRAM memory scheme for fast packet buffers. IEEE Trans. Comput., 55(5):588-602, 2006.
18. R. Giladi. Network Processors: Architecture, Programming, and Implementation. Morgan Kaufmann, 2007.
19. Intel. Intel Internet Exchange Architecture Portability Framework Developers Manual, SDK 3.5 Release. Intel corporation, November 2003.
20. Qimonda AG, www.qimonda.com.
21. RAMBUS, www.rambus.com.
22. Samsung Semiconductor. http://www.samsung.com/global/business/semiconductor/products/dram/ Products_DDR3SDRAM.html.
23. Intel roadmap overview. http://download.intel.com/pressroom/kits/events/idffall_2008/SSmith_ briefing_roadmap.pdf, 2008.
24. M. Meghelli et al. A 10Gb/s 5-Tap-DFE/4-Tap-FFE transceiver in 90nm CMOS. IEEE International Solid-State Circuits Conf., 2006. ISSCC 2006. Digest of Technical Papers., pages 213-222, Feb. 2006.
25. J. Lee et al. A 20Gb/s duobinary transceiver in 90nm CMOS. IEEE International Solid-State Circuits Conf., 2008. ISSCC 2008. Digest of Technical Papers., pages 102-599, Feb. 2008.
26. M. Harwood et al. A 12.5Gb/s SerDes in 65nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery. IEEE International Solid-State Circuits Conf., 2007. ISSCC 2007. Digest of Technical Papers., pages 436-591, Feb. 2007.
27. R.A. Philpott et al. A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm bulk CMOS. Custom Integrated Circuits Conf., 2008. CICC 2008. IEEE, pages 623-626, Sept. 2008.
28. H. Shi et al. Study of fundamental limit and packaging technology solutions for 40-gbps transceiver package design. Electronic Components and Technology Conf., 2008. ECTC 2008. 58th, pages 1128-1131, May 2008.
29. J. Nasrullah et al. A terabit/s-throughput, SerDes-based interface for a third-generation 16 core 32 thread chip-multithreading SPARC processor. 2008 IEEE Symposium on VLSI Circuits, pages 200-201, June 2008.
30. W. Lautenschläger et al. Frame aggregation in packet core networks - overview and experimental results. In Proc. 10. ITG Symp.Photonic Networks, Leipzig, May 2009.