A realistic evaluation of memory hardware errors and software system susceptibility

Proceedings of the 2010 USENIX Annual Technical Conference, USENIX ATC 2010

Volumn , Issue , 2019, Pages 75-88

  Li, Xin ^a   Huang, Michael C ^a   Shen, Kai ^a   Chu, Lingkun ^b  

^a UNIVERSITY OF ROCHESTER   (United States)

^b Askcom   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; ERRORS;

HARDWARE ERROR; HARDWARE RELIABILITY; PROTECTION SCHEMES; REALISTIC EVALUATIONS; SOFTWARE EXECUTION; SOFTWARE SYSTEMS; SYSTEM DEPENDABILITY; TRANSIENT ERRORS;

COMPUTER HARDWARE;

EID: 85077125713     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (45)

1. Ask.com (formerly Ask Jeeves Search). http://www.ask.com.
2. A. Avizienis, J.-C. Laprie, B. Randell, and C. E. Landwehr. Basic concepts and taxonomy of dependable and secure computing. IEEE Trans. Dependable Sec. Comput., 1(1):11-33, 2004.
3. R. Baumann. Soft errors in advanced computer systems. IEEE Design and Test of Computers, 22(3):258-266, May 2005.
4. M. Blaum, R. Goodman, and R. Mceliece. The reliability of single-error protected computer memories. IEEE Trans. on Computers, 37(1):114-118, 1988.
5. EDAC project. http://bluesmoke.sourceforge.net.
6. S. Borkar. Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro, 25(6):10-16, Nov.-Dec. 2005.
7. D. Bossen. b-adjacent error correction. IBM Journal of Research and Development, 14(4):402-408, 1970.
8. D. Bossen. CMOS soft errors and server design. In 2002 Reliability Physics Tutorial Notes - Reliability Fundamentals, pages 121.07.1-121.07.6, Dallas, Texas, Apr. 2002.
9. J. Carreira, H. Madeira, and J. G. Silva. Xception: A technique for the experimental evaluation of dependability in modern computers. IEEE Trans. Software Eng., 24(2):125-136, 1998.
10. C. Constantinescu. Impact of deep submicron technology on dependability of VLSI circuits. In Int'l Conf. on Dependable Systems and Networks, pages 205-209, Bethesda, MD, June 2002.
11. C. da Lu and D. A. Reed. Assessing fault sensitivity in MPI applications. In Supercomputing, Pittsburgh, PA, Nov. 2004.
12. T. J. Dell. A white paper on the benefits of chipkill correct ECC for PC server main memory. White paper, 1997.
13. S. A. Elkind and D. P. Siewiorek. Reliability and performance of error-correcting memory and register arrays. IEEE Trans. on Computers, (10):920-927, 1980.
14. S. Govindavajhala and A. W. Appel. Using memory errors to attack a virtual machine. In IEEE Symp. on Security and Privacy, pages 154-165, Berkeley, CA, May 2003.
15. W. Gu, Z. Kalbarczyk, R. K. Iyer, and Z.-Y. Yang. Characterization of linux kernel behavior under errors. In Int'l Conf. on Dependable Systems and Networks, pages 459-468, 2003.
16. T. Heath, R. P. Martin, and T. D. Nguyen. Improving cluster availability using workstation validation. In ACM SIGMETRICS, pages 217-227, Marina del Rey, CA, June 2002.
17. H. Hecht and E. Fiorentino. Reliability assessment of spacecraft electronics. In Annu. Reliability and Maintainability Symp., pages 341-346. IEEE, 1987.
18. D. Henderson, B. Warner, and J. Mitchell. IBM POWER6 processor-based systems: Designed for availability. White paper, 2007.
19. D. P. Holcomb and J. C. North. An infant mortality and long-term failure rate model for electronic equipment. AT&T Technical Journal, 64(1):15-31, January 1985.
20. Intel E7520 chipset datasheet: Memory controller hub (MCH). http://www.intel.com/design/chipsets/E7520 E7320/documentation.htm.
21. G. A. Kanawati, N. A. Kanawati, and J. A. Abraham. Ferrari: A flexible software-based fault and error injection system. IEEE Trans. Computers, 44(2):248-260, 1995.
22. J. H. K. Kao. A graphical estimation of mixed Weibull parameters in life-testing of electron tubes. Technometrics, 1(4):389-407, Nov. 1959.
23. J. Laprie. Dependable computing and fault tolerance: Concepts and terminology. In 15th Int'l Symp. on Fault-Tolerant Computing, pages 2-11, Ann Arbor, MI, June 1985.
24. M. Li, P. Ramachandran, S. K. Sahoo, S. V. Adve, V. S. Adve, and Y. Zhou. Understanding the propagation of hard errors to software and implications for resilient system design. In 13th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems, pages 265-276, Seattle, WA, Mar. 2008.
25. X. Li, K. Shen, M. Huang, and L. Chu. A memory soft error measurement on production systems. In USENIX Annual Technical Conf., pages 275-280, Santa Clara, CA, June 2007.
26. A. Messer, P. Bernadat, G. Fu, D. Chen, Z. Dimitrijevic, D. J. F. Lie, D. Mannaru, A. Riska, and D. S. Milojicic. Susceptibility of commodity systems and software to memory soft errors. IEEE Trans. on Computers, 53(12):1557-1568, 2004.
27. B. Murphy. Automating software failure reporting. ACM Queue, 2(8):42-48, Nov. 2004.
28. F. R. Nash. Estimating Device Reliability: Assessment of Credibility. Springer, 1993. ISBN 079239304X.
29. E. Normand. Single event upset at ground level. IEEE Trans. on Nuclear Science, 43(6):2742-2750, 1996.
30. T. J. O'Gorman, J. M. Ross, A. H. Taber, J. F. Ziegler, H. P. Muhlfeld, C. J. Montrose, H. W. Curtis, and J. L. Walsh. Field testing for cosmic ray soft errors in semiconductor memories. IBM J. of Research and Development, 40(1):41-50, 1996.
31. K. Pattabiraman, V. Grover, and B. G. Zorn. Samurai: Protecting critical data in unsafe languages. In Third EuroSys Conf., pages 219-232, Glasgow, Scotland, Apr. 2008.
32. F. Qin, S. Lu, and Y. Zhou. SafeMem: Exploiting ECC-memory for detecting memory leaks and memory corruption during production runs. In 11th Int'l Symp. on High-Performance Computer Architecture, pages 291-302, San Francisco, CA, Feb. 2005.
33. M. Rinard, C. Cadar, D. Dumitran, D. M. Roy, T. Leu, and W. S. Beebee. Enhancing server availability and security through failure-oblivious computing. In 6th USENIX Symp. on Operating Systems Design and Implementation, pages 303-316, San Francisco, CA, Dec. 2004.
34. Rochester memory hardware error research project. http://www.cs.rochester.edu/research/os/memerror/.
35. B. Schroeder, E. Pinheiro, and W.-D. Weber. DRAM errors in the wild: a large-scale field study. In ACM SIGMETRICS, pages 193-204, Seattle, WA, June 2009.
36. K. Shen, C. Stewart, C. Li, and X. Li. Reference-driven performance anomaly identification. In ACM SIGMETRICS, pages 85-96, Seattle, WA, June 2009.
37. Sun Microsystems server memory failures. http://www.forbes.com/global/2000/1113/0323026a.html.
38. D. Tang, P. Carruthers, Z. Totari, and M. W. Shapiro. Assessment of the effect of memory page retirement on system RAS against hardware faults. In Int'l Conf. on Dependable Systems and Networks, pages 365-370, Philadelphia, PA, June 2006.
39. R. Wahbe. Efficient data breakpoints. In 5th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems, pages 200-212, Boston, MA, Oct. 1992.
40. J. Xu, Z. Kalbarczyk, and R. K. Iyer. Networked Windows NT system field failure data analysis. In Pacific Rim Intl. Symp. on Dependable Computing, pages 178-185, Hong Kong, China, Dec. 1999.
41. J. Ziegler and W. Lanford. Effect of cosmic rays on computer memories. Science, 206(16):776-788, Nov. 1979.
42. J. Ziegler, M. Nelson, J. Shell, R. Peterson, C. Gelderloos, H. Muhlfeld, and C. Montrose. Cosmic ray soft error rates of 16-Mb DRAM memory chips. IEEE Journal of Solid-State Circuits, 33(2):246-252, Feb. 1998.
43. J. F. Ziegler. Terrestrial cosmic rays. IBM J. of Research and Development, 40(1):19-39, 1996.
44. J. F. Ziegler et al. IBM experiments in soft fails in computer electronics (1978-1994). IBM J. of Research and Development, 40(1):3-18, 1996.
45. J. F. Ziegler, H. P. Muhlfeld, C. J. Montrose, H. W. Curtis, T. J. O'Gorman, and J. M. Ross. Accelerated testing for cosmic soft-error rate. IBM J. of Research and Development, 40(1):51-72, 1996.