Self-timed SRAM for energy harvesting systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6448 LNCS, Issue , 2011, Pages 105-115

  Baz, Abdullah ^a   Shang, Delong ^a   Xia, Fei ^a   Yakovlev, Alex ^a  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

DECODING; ENERGY HARVESTING;

DIGITAL SYSTEM; ENERGY HARVESTER; ENERGY HARVESTING SYSTEMS; MEMORY SYSTEMS; MISMATCH PROBLEMS; POWER EFFICIENT; SPEED INDEPENDENT; TIMING ASSUMPTIONS;

STATIC RANDOM ACCESS STORAGE;

EID: 85037530661     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-17752-1_11     Document Type: Conference Paper

References (18)

1. International Technology Roadmap for Semiconductors, http://public.itrs. net/
2. Martin, A.J.: The limitations to delay-insensitivity in asynchronous circuits. In: Dally, W.J. (ed.) Advanced Research in VLSI, pp. 263-278. MIT press, Cambridge (1990)
3. Sylvester, D., Agarwal, K., Shah, S.: Variability in nanometer CMOS: Impact, analysis, and minimization. Integration the VLSI journal (41), 319-339 (2008)
4. Saito, H., Kondratyev, A., Cortadella, J., Lavagno, L., Yakovlev, A.: What is the cost of delay insensitivity? In: Proc. ICCAD 1999, San Jose, CA, pp. 316-323 (November 1999)
5. Nielsen, L.S., Staunstrup, J.: Design and verification of a self-timed RAM. In: Proc. of the IFIP International Conference on VLSI 1995 (1995)
6. Sit, V.W.-Y., et al.: A four phase handshaking asynchronous static RAM design for selftimed systems. IEEE Journal of solid-state circuits 34(1), 90-96 (1999)
7. Soon-Hwei, T., et al.: A 160Mhz 45mw asynchronous dual-port 1Mb CMOS SRAM. In: Proc. of IEEE Conference on Electron Devices and Solid-State Circuits (2005)
8. Dama, J., Lines, A.: GHz asynchronous SRAM in 65nm. In: Proc. of 15th IEEE Symposium on Asynchronous Circuits and Systems (2009)
9. Chang, M.F., Yang, S.M., Chen, K.T.: Wide Vdd embedded asynchronous SRAM with dual-mode self-timed technique for dynamic voltage systems. IEEE Trans. on Circuits and Systems I 56(8), 1657-1667 (2009)
10. Wang, A., Chandrakasan, A.: A 180mv subthreshold FFT processor using a minimum energy design methodology. IEEE Journal of Solid-State Circuits 40(1), 310-319 (2005)
11. Sekiyama, A., et al.: A 1-V operating 256 Kb full CMOS SRAM. IEEE Journal of SolidState Circuits 27(5), 776-782 (1992)
12. Amrutur, B.S., Horowitz, A.: A Replica technique for wordline and sense control in low power SRAM's. IEEE Journal of Solid-State Circuits 33(8), 1208-1219 (1998)
13. Mokhov, A., et al.: Power elastic systems: Discrete event control, concurrency reduction and hardware implementation, Tech. Report NCL-EECE-MSD-TR-2009-151, School of EECE, New-castle University
14. Varshavsky, V., et al.: CMOS-based SRAM Cell", USSR Patent Application 4049181/24/52011 (favourable decision made 10.10.86)
15. Zhai, B., et al.: A Sub-200mV 6T SRAM in 0.13um CMOS. In: Proc. of ISSCC (2007)
16. Sparsø, J., Furber, S.: Principles of asynchronous circuit design: a system perspective. Kluwer Academic Publishers, Boston (2001)
17. Reddi, V., Gupta, M., Holloway, G., et al.: Voltage emergency prediction: a signature-based approach to reducing voltage emergencies. In: Proc. of International Symposium on High-Performance Computer Architecture, HPCA-15 (2009)
18. Amelifard, B., Fallah, F.D., Pedram, M.: Leakage minimization of SRAM cells in a dual-Vt and dual Tox technology. IEEE Trans. on VLSI 16(7), 851-860 (2008)