Clocked storage elements

Design of High-Performance Microprocessor Circuits

Volumn , Issue , 2000, Pages 207-234

  Partovi, Hamid ^a  

^a ADVANCED MICRO DEVICES   (United States)

Author keywords

Clocks; Delay; Flip flops; Jitter; Latches; Synchronization; Uncertainty

Indexed keywords

FLIP FLOP CIRCUITS; JITTER; SYNCHRONIZATION;

DELAY; STORAGE ELEMENTS; UNCERTAINTY;

CLOCKS;

EID: 85036670297     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/9780470544365.ch11     Document Type: Chapter

References (17)

1. B. Razavi, Ed. Monolithic Phase Locked Loops and Clock Recovery Circuits. Ieee Press, New York, 1996, pp. 3-4.
2. V. R. Von Kaenel, “A High-speed, Low-power Clock Generator for a Microprocessor Application,” IEEE Journal of Solid State Circuits, vol. 33, no. 11, Nov. 1998, pp. 1634-1639.
3. J. M. Rabaey, Digital Integrated Circuits: A Design Perspective. Prentice Hall, NJ, 1996, pp. 351-353.
4. R. W. Badeau, R. I. Bahar, et al., “A 100-MHz Macropipelined VAX Microprocessor,” IEEE Journal of Solid State Circuits, vol. 27, no. 11, Nov. 1992, pp. 1585-1598.
5. D. Dobberpuhl, R. Witek, et al., “A 200-MHz 64-b Dual-issue CMOS Microprocessor,” IEEE Journal of Solid State Circuits, vol. 27, no. 11, Nov. 1992, pp. 1555-1565.
6. B. J. Benschneider, A. J. Black, et al., “A 300-MHz, 64-b, Quad-issue CMOS RISC Microprocessor,” IEEE Journal of Solid State Circuits, vol. 30, no. 11, Nov. 1995, pp. 1203-1214.
7. W. C. Madden and W. J. Bowhill, “High Input Impedance, Strobed CMOS Differential Sense-amplifier,” United States Patent 4,910,713.
8. B. A. Gieseke, R. A. Conrad, et al., “Push-pull Cascode Logic,” United States Patent 5,023,480.
9. J. Montanaro, R. Witek, et al., “A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor,” IEEE Journal of Solid State Circuits, vol. 31, no. 11, Nov. 1996, pp. 1703-1714.
10. H. Partovi, R. Burd, et al., “Flow-through Latch and Edge-triggered Flip-flop Hybrid Elements,” 1996 IEEE International Solid State Circuits Conference Digest of Technical Papers, 1996, pp. 138-139.
11. D. Draper, M. Crowley, et al., “Circuit Techniques in a 266-MHz MMX-Enabled Processor,” IEEE Journal of Solid State Circuits, vol. 32, no. 11, Nov. 1997, pp. 1650-1664.
12. S. Hesley, V. Andrade, et al., “A 7th-generation X86 Microprocessor,” 1999 IEEE International Solid State Circuits Conference Digest of Technical Papers, 1999, pp. 92-93.
13. A. Scherer, M. Golden, et al., “An Out-of-order Three-way Superscalar Multimedia Floating Point Unit,” 1999 IEEE International Solid State Circuits Conference Digest of Technical Papers, 1999, pp. 94-95.
14. C. F. Webb, C. J. Anderson, et al., “A 400-MHz S/390 Microprocessor,” IEEE Journal of Solid State Circuits, vol. 32, no. 11, Nov. 1997, pp. 1665-1675.
15. G. Northrop, R. Averill, et al., “600 MHz G5 S/390 Microprocessor,” 1999 IEEE International Solid State Circuits Conference Digest of Technical Papers, 1999, pp. 88-89.
16. F. Klass, C. Amir, et al., “A New Family of Semidynamic and Dynamic Flip-flops with Embedded Logic for High Performance Processors,” IEEE Journal of Solid State Circuits, vol. 34, no. 5, May 1999, pp. 712-716.
17. D. Harris and M. A. Horowitz, “Skew-tolerant Domino Circuits,” IEEE Journal of Solid State Circuits, vol. 32, no. 11, Nov. 1997, pp. 1702-1711.