Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading

Proceedings - Design Automation Conference

Volumn Part 128280, Issue , 2017, Pages

  Gupta, Manish ^a   Lowell, Daniel ^b   Kalamatianos, John ^b   Raasch, Steven ^b   Sridharan, Vilas ^b   Tullsen, Dean ^a   Gupta, Rajesh ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER HARDWARE; GRAPHICS PROCESSING UNIT; PROGRAM COMPILERS; PROGRAM PROCESSORS; SYNCHRONIZATION;

COMPILER TECHNIQUES; LOW COSTS; MULTI-THREADING; REDUNDANT MULTITHREADING; STATE OF THE ART; THREAD SYNCHRONIZATION;

COST REDUCTION;

EID: 85023630019     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/3061639.3062212     Document Type: Conference Paper

References (31)

1. AMD CodeXL gpuopen.com/compute-product/codexl.
2. HCC https://github.com/RadeonOpenCompute/hcc.
3. HSA http://www.hsafoundation.com/standards.
4. HSA Kernel Driver https://github.com/HSAFoundation/HSA-Drivers-Linux-AMD.
5. HSA Runtime https://github.com/HSAFoundation/HSA-Runtime-AMD.
6. AMD. A beginner's guide to computational computing on the amd embedded g-series apu with opencl. White Paper.
7. AMD. Graphics Core Next Architecture, Generation 3.
8. F. Cappello et al. Toward Exascale Resilience. Int. J. High Perform. Comput. Appl., 2009.
9. M. Didehban et al. nZDC: A Compiler Technique for Near Zero Silent Data Corruption. DAC, 2016.
10. D. Ernst et al. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. MICRO, 2003.
11. J. Henkel et al. Reliable On-chip Systems in the Nano-era: Lessons Learnt and Future Trends. DAC, 2013.
12. M. Heroux et al. ASC Co-design Proxy App Strategy. 2016.
13. J. S. Hu et al. Compiler-Directed Instruction Duplication for Soft Error Detection. DATE, 2005.
14. C. Kalra et al. Performance Evaluation of Compiler-based SW RMT in an HSA Environment. SELSE, 2015.
15. Koopman et al. 32-Bit Cyclic Redundancy Codes for Internet Applications. DSN, 2002.
16. F. Kriebel et al. ageOpt-RMT: Compiler-driven Variation-Aware Aging Optimization for RMT. DAC, 2016.
17. S. E. Michalak et al. Predicting the number of fatal soft errors in Los Alamos National Laboratory's ASC Q supercomputer. IEEE Transactions, 2005.
18. D. Mor. GPGPU for Embedded Systems. White Paper.
19. NVIDIA. https://blogs.nvidia.com/blog/2016/08/22/parker-for-self-driving-cars. 2016.
20. W. W. Peterson et al. Cyclic Codes for Error Detection. Pro-ceedings of the IRE, 1961.
21. S. K. Reinhardt et al. Transient Fault Detection via Simultane-ous Multithreading. In ISCA, 2000.
22. G. A. Reis et al. SWIFT: Software Implemented Fault Tolerance. CGO, 2005.
23. B. Sander. AMD gcn assembly: Cross-lane operations. 2016.
24. M. Schott. NVIDIA reading between the threads. 2016.
25. P. Shivakumar et al. Modeling the effect of technology trends on the soft error rate of combinational logic. DSN 2002.
26. A. Shye et al. PLR: A software approach to transient fault tol-erance for multicore architectures. IEEE Trans., 2009.
27. J. C. Smolens et al. Fingerprinting: Bounding Soft-Error Detec-Tion Latency and Bandwidth. ASPLOS, 2004.
28. T. N. Vijaykumar et al. Transient-Fault Recovery Using Simul-Taneous Multithreading. ISCA, 2002.
29. J. Wadden et al. Real-world design and evaluation of compiler-managed gpu rmt. ISCA, 2014.
30. C. Wang et al. Compiler-Managed Software-based RMT for Transient Fault Detection. CGO, 2007.
31. Y. Zhang et al. Runtime Asynchronous Fault Tolerance via Spec-ulation. CGO, 2012.