Near-optimal deployment of dataflow applications on many-core platforms with real-time guarantees

Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017

Volumn , Issue , 2017, Pages 752-757

  Skalistis, Stefanos ^a   Simalatsar, Alena ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

SCHEDULING;

BUFFER ALLOCATION; CYCLIC DEPENDENCIES; LATENCY REDUCTION; NEAR-OPTIMAL SOLUTIONS; OPTIMAL DEPLOYMENT; REAL TIME GUARANTEES; SCHEDULING FUNCTIONS; WORST-CASE EXECUTION TIME;

COMPUTER ARCHITECTURE;

EID: 85020172413     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.23919/DATE.2017.7927090     Document Type: Conference Paper

References (26)

1. J. Combaz, J.-C. Fernandez, T. Lepley, and J. Sifakis, "QoS control for optimality and safety," in EMSOFT'05, pp. 90-99, ACM, 2005
2. W. Thies and S. Amarasinghe, "An empirical characterization of stream programs and its implications for language and compiler design," PACT '10, (New York, NY, USA), pp. 365-376, ACM, 2010
3. G. Kahn, "The semantics of a simple language for parallel programming," in Information processing, Aug 1974
4. E. A. Lee and D. G. Messerschmitt, "Synchronous data flow," Proceedings of the IEEE, vol. 75, no. 9, pp. 1235-1245, 1987
5. S. Skalistis and A. Simalatsar, "Worst-case execution time analysis for many-core architectures with NoC," in International Conference on Formal Modeling and Analysis of Timed Systems, FORMATS, 2016
6. S. Cotton, O. Maler, J. Legriel, and S. Saidi, "Multi-criteria optimization for mapping programs to multi-processors," in IEEE International Symposium on Industrial Embedded Systems (SIES), IEEE, 2011
7. P. Tendulkar, P. Poplavko, I. Galanommatis, and O. Maler, "Many-core scheduling of data parallel applications using SMT solvers," in Digital System Design (DSD), 2014 17th Euromicro Conference on, IEEE, 2014
8. Kalray, "Kalray MPPA-256," 2015
9. P. Tendulkar, P. Poplavko, and O. Maler, "Symmetry breaking for multicriteria mapping and scheduling on multicores," in Formal Modeling and Analysis of Timed Systems, pp. 228-242, Springer, 2013
10. I. Kadayif, M. Kandemir, and U. Sezer, "An integer linear programming based approach for parallelizing applications in on-chip multiprocessors," in Proceedings of the 39th Annual Design Automation Conference, DAC '02, (New York, NY, USA), pp. 703-706, ACM, 2002
11. J. Legriel, C. Le Guernic, S. Cotton, and O. Maler, "Approximating the pareto front of multi-criteria optimization problems.," in TACAS, pp. 69- 83, Springer, 2010
12. R. P. Dick and N. K. Jha, "Mogac: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 10, pp. 920-935, 1998
13. H. Cho, B. Ravindran, and E. D. Jensen, "An optimal real-time scheduling algorithm for multiprocessors," in Real-Time Systems Symposium, 2006. RTSS'06. 27th IEEE International, pp. 101-110, IEEE, 2006
14. P. Regnier, G. Lima, E. Massa, G. Levin, and S. Brandt, "Run: Optimal multiprocessor real-time scheduling via reduction to uniprocessor," in Real-Time Systems Symposium (RTSS), pp. 104-115, IEEE, 2011
15. A. Weichslgartner, D. Gangadharan, S. Wildermann, M. Glaß, and J. Teich, "Daarm: Design-time application analysis and run-time mapping for predictable execution in many-core systems," in Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES '14, pp. 34:1-34:10, ACM, 2014
16. M. Bertogna, Real-time scheduling analysis for multiprocessor platforms. PhD thesis, 2008
17. A. Bonfietti, M. Lombardi, M. Milano, and L. Benini, "Throughput constraint for synchronous data flow graphs," in Integration of AI and OR Techniques in Constraint Programming for Combinatorial Optimization Problems, vol. 5547 of Lecture Notes in Computer Science, 2009
18. A. Bonfietti, L. Benini, M. Lombardi, and M. Milano, "An efficient and complete approach for throughput-maximal SDF allocation and scheduling on multi-core platforms," in Proceedings of the Conference on Design, Automation and Test in Europe, European Design and Automation Association, 2010
19. F. Galea and R. Sirdey, "A parallel simulated annealing approach for the mapping of large process networks," in Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW), 2012 IEEE 26th International, pp. 1787-1792, IEEE, 2012
20. J. P. Hausmans, S. J. Geuns, M. H. Wiggers, and M. J. Bekooij, "Unified dataflow model for the analysis of data and pipeline parallelism, and buffer sizing," in Formal Methods and Models for Codesign (MEMOCODE), International Conference on, IEEE, 2014
21. V. A. Nguyen, D. Hardy, and I. Puaut, "Scheduling of parallel applications on many-core architectures with caches: bridging the gap between WCET analysis and schedulability analysis," in 9th Junior Researcher Workshop on Real-Time Computing, Nov 2015
22. P. Burgio, A. Marongiu, P. Valente, and M. Bertogna, "A memory-centric approach to enable timing-predictability within embedded many-core accelerators," in Real-Time and Embedded Systems and Technologies (RTEST), CSI Symposium on, 2015
23. A. Dkhil, S. Louise, and C. Rochange, "Worst-Case Communication Overhead in a Many-Core based Shared-Memory Model," in Junior Researcher Workshop on Real-Time Computing, Nice, octobre 2013
24. G. Giannopoulou, N. Stoimenov, P. Huang, L. Thiele, and B. de Dinechin, "Mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources," Real-Time Systems, pp. 1-51, 2015
25. É. Cota, A. de Morais Amory, and M. S. Lubaszewski, Reliability, Availability and Serviceability of Networks-on-chip. Springer Science & Business Media, 2011
26. B. D. de Dinechin, D. van Amstel, M. Poulhies, and G. Lager, "Timecritical computing on a single-chip massively parallel processor," in Conference on Design, Automation & Test in Europe, DATE '14, 2014