Many-core scheduling of data parallel applications using SMT solvers

Proceedings - 2014 17th Euromicro Conference on Digital System Design, DSD 2014

Volumn , Issue , 2014, Pages 615-622

  Tendulkar, Pranav ^a   Poplavko, Peter ^a   Galanommatis, Ioannis ^a   Maler, Oded ^a  

^a VERIMAG   (France)

Author keywords

DMA; Multiprocessor; Scheduling; Task graph

Indexed keywords

BENCHMARKING; COMPUTER ARCHITECTURE; SCHEDULING; SYSTEM-ON-CHIP;

CONSTRAINT SOLVERS; DATA-PARALLEL APPLICATIONS; MULTIPROCESSOR; NETWORK COMMUNICATIONS; PARALLEL APPLICATION; PARALLEL SCHEDULING; PERFORMANCE OPTIMIZATIONS; TASK GRAPH;

MULTITASKING;

EID: 84928777285     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2014.10     Document Type: Conference Paper

References (14)

1. Y.-K. Kwok and I. Ahmad, "Benchmarking the task graph scheduling algorithms," in Parallel Processing Symposium, 1998. IPPS/SPDP 1998.
2. P. Tendulkar, P. Poplavko, and O. Maler, "Symmetry breaking for multicriteria mapping and scheduling on multicores," in FORMATS, 2013.
3. S. Cotton et al., "Multi-criteria optimization for mapping programs to multi-processors," in SIES, 2011.
4. E. Lee and D. Messerschmitt, "Synchronous data flow," Proceedings of the IEEE, vol. 75.
5. B. de Dinechin et al., "A clustered manycore processor architecture for embedded and accelerated applications," in HPEC, 2013.
6. D. Melpignano et al., "Platform 2012, a many-core computing accelerator for embedded SoCs: Performance evaluation of visual analytics applications," in DAC, 2012.
7. J. Howard et al., "A 48-core ia-32 message-passing processor with dvfs in 45nm cmos," in ISSCC, 2010.
8. S. Saidi et al., "Optimizing explicit data transfers for data parallel applications on the cell architecture," ACM TACO, 2012.
9. W. Thies, "Language and compiler support for stream programs," Ph.D. dissertation, Massachusetts Institute of Technology, 2009.
10. L. Moura and N. Bjorner, "Z3: An efficient SMT solver," in TACAS, 2008.
11. P. Poplavko et al., "Task-level timing models for guaranteed performance in multiprocessor networks-on-chip," in CASES, 2003.
12. S. Wasly and R. Pellizzoni, "A dynamic scratchpad memory unit for predictable real-time embedded systems," in ECRTS, 2013.
13. W. Liu et al., "Satisfiability modulo graph theory for task mapping and scheduling on multiprocessor systems," IEEE Transactions on Parallel and Distributed Systems, 2011.
14. J. Zhu, I. Sander, and A. Jantsch, "Constrained global scheduling of streaming applications on mpsocs," in ASPDAC, 2010.