Exploiting fault tolerance towards power efficient wireless multimedia applications

2007 4th Annual IEEE Consumer Communications and Networking Conference, CCNC 2007

Volumn , Issue , 2007, Pages 400-404

  Djahromi, Amin Khajeh ^a   Eltawil, Ahmed M ^a   Kurdahi, Fadi J ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODE DIVISION MULTIPLE ACCESS; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; FAULT TOLERANCE; MODEMS; MULTIMEDIA SYSTEMS;

HARDWARE FAILURES; POWER MANAGEMENT TECHNIQUES; WIRELESS MULTIMEDIA APPLICATIONS;

WIRELESS NETWORKS;

EID: 36348989554     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CCNC.2007.85     Document Type: Conference Paper

References (13)

1. Ahmed M. Eltawil, Eugene Grayver, Hanli Zou, Jean Francois Frigon, Gennady Poberezhskiy and Babak Daneshrad, "Dual Antenna UMTS Mobile Station Transceiver ASIC for 2 Mbps Data Rate," in proceedings of IEEE International Solid-State Circuits Conference (ISSCC), vol. 46, pp. 146-47, Feb. 2003.
2. The International Technology Roadmap for Semiconductors (ITRS) http://www.itrs.net/Links/2005ITRS/Home2005.htm
3. B. H. Calhoun, A. Wang and A. Chandrakasan. "Modeling and Sizing for Minimum Energy Operation in Subthreshold Circuits". IEEE Journal of Solid-State Circuits, vol 40, no. 9, September 2005.
4. B. H. Calhoun, A. P. Chandrakasan, "Ultra-Dynamic Voltage Scaling (UDVS) Using Sub-Threshold Operation and Local Voltage Dithering" IEEE Journal of Sloid State Circuits, Vol. 41, No. 1, Jan. 2006.
5. K. Lahiri, S. Dey and A. Raghunathan. "Design of Communication Architectures for High-Performance and Energy-Efficient System-on-Chips". Book chapter in Multiprocessor Systems-on-Chips, Morgan Kaufmann, September 2004.
6. H. Mahmoodi, S. Mukhopadhyay and K. Roy. "Modeling of failure probability and statistical design of sram array for yield enhancement in nano-scaled cmos". IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003.
7. Predictive Technology Model (PTM). http://www.eas.asu.edu/~ptm
8. An integrated cache/SRAM access time, cycle time, area, leakage, and dynamic power model CACTI, http://quid.hpl.hp.com:9081/cacti/
9. H. Arakida et. al. "A 160mW, 80nA Standby, MPEG-4 Audiovisual LSI with 16Mb Embedded DRAM and a 5GOPS Adaptive Post Filter ». Proc. ISSCC 2003. Paper 2.3.
10. Kang Yi, Kyeong Hoon Jung, Shin-Yang Cheng, Young-Hwan Park, Fadi Kurdahi, Ahmed Eltawil," Design and Analysis of Low Power Image Filters toward Defect-Resilient Embedded Memories for Multimedia SoCs" in Proceedings of the the eleventh Asia-Pacific Computer Systems Architecture Conference (ACSAC 2006), Shanghai, September 6-8,2006.
11. Shoukourian, S.; Vardanian, V.; Zorian, Y.; SoC yield optimization via an embedded-memory test and repair infrastructure. Design & Test of Computers, IEEE Volume 21, Issue 3, May-June 2004 Page(s):200 -207
12. W.E. Ryan," A Turbo Code Tutorial," New Mexico State University [Online], available: http://www.ece.arizona.edu /~ryan/turbo2c.pdf.
13. A. M. Eltawil and F. J. Kurdahi. "System Redundancy: A Means of Improving Process Variation Yield Degradation in Memory Arrays." VLSI-DAT 2006.