-
1
-
-
0003840779
-
-
Kluwer Academic Publishers, Norwell, MA
-
Chang, H. et al.: Surviving SoC Revolution. Kluwer Academic Publishers, Norwell, MA (1999)
-
(1999)
Surviving SoC Revolution
-
-
Chang, H.1
-
4
-
-
0034428118
-
System-Level Design: Orthogonalization of Concerns and Platform-Based Design
-
Keutzer, K., et al.: System-Level Design: Orthogonalization of Concerns and Platform-Based Design. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 19, issue 12 (2000) 1523-1543
-
(2000)
IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems
, vol.19
, Issue.12
, pp. 1523-1543
-
-
Keutzer, K.1
-
6
-
-
0003927220
-
-
Varma, A., Raghavendra, C.S. (eds.): IEEE Computer Society Press, Los Alamitos, CA
-
Varma, A., Raghavendra, C.S. (eds.): Interconnection Networks for Multiprocessors and Multicomputers Theory and Practice. IEEE Computer Society Press, Los Alamitos, CA (1994)
-
(1994)
Interconnection Networks for Multiprocessors and Multicomputers Theory and Practice
-
-
-
7
-
-
0346206710
-
-
Zalewski, J. (ed.): IEEE Computer Society Press, Los Alamitos, CA
-
Zalewski, J. (ed.): Advanced Multiprocessor Bus Architectures. IEEE Computer Society Press, Los Alamitos, CA (1995)
-
(1995)
Advanced Multiprocessor Bus Architectures
-
-
-
9
-
-
0035444259
-
Viper: A Multiprocessor SoC for Advanced Set-Top Box and Digital TV Systems
-
Dutta, S., et al.: Viper: A Multiprocessor SoC for Advanced Set-Top Box and Digital TV Systems. IEEE Design and Test of Computers, vol. 18, issue 5 (2001) 21-31
-
(2001)
IEEE Design and Test of Computers
, vol.18
, Issue.5
, pp. 21-31
-
-
Dutta, S.1
-
12
-
-
0036294704
-
Overview of Bus-based System-On-Chip Interconnections
-
Salminen, E., et al.: Overview of Bus-based System-On-Chip Interconnections. In proc. ISCAS (2002) II-372-II-375.
-
(2002)
Proc. ISCAS
-
-
Salminen, E.1
-
13
-
-
0036149420
-
Networks on chips: A New SoC Paradigm
-
Benini, L., de Micheli, G.: Networks on chips: A New SoC Paradigm. Computer, vol. 35, issue 1 (2002) 70-78
-
(2002)
Computer
, vol.35
, Issue.1
, pp. 70-78
-
-
Benini, L.1
De Micheli, G.2
-
14
-
-
0042111484
-
-
Jantsch, A., Tenhunen, H. (eds.): Kluwer Academic Publishers, Dordrecht, The Netherlands
-
Jantsch, A., Tenhunen, H. (eds.): Networks on Chip. Kluwer Academic Publishers, Dordrecht, The Netherlands (2003)
-
(2003)
Networks on Chip
-
-
-
15
-
-
9544232495
-
A Low Area Overhead Packet-Switched Network on Chip: Architecture and Prototyping
-
Moraes, F., et al.: A Low Area Overhead Packet-Switched Network on Chip: Architecture and Prototyping. In proc. IFIP VLSI-SOC (2003) 174-179
-
(2003)
Proc. IFIP VLSI-SOC
, pp. 174-179
-
-
Moraes, F.1
-
16
-
-
0345358582
-
Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Network on Chip (Extended version)
-
Rijpkema, E., et al.: Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Network on Chip (Extended version). IEEE Proc. Computers and Digital Techniques, vol 150, issue 5 (2003) 294-302
-
(2003)
IEEE Proc. Computers and Digital Techniques
, vol.150
, Issue.5
, pp. 294-302
-
-
Rijpkema, E.1
-
17
-
-
9544220632
-
Micro-network for SoC: Implementation of 32-port SPIN Network
-
Andriahatenenaina, A., Greiner, A.: Micro-network for SoC: Implementation of 32-port SPIN Network. In proc. DATE (2003) 11128-11129
-
(2003)
Proc. DATE
, pp. 11128-11129
-
-
Andriahatenenaina, A.1
Greiner, A.2
-
18
-
-
35048817000
-
An Autonomous Error-tolerant Cell for Scalable Network-on-Chip Architectures
-
Valtonen, T., et al.: An Autonomous Error-tolerant Cell for Scalable Network-on-Chip Architectures. In proc. Norchip (2001) 198-203
-
(2001)
Proc. Norchip
, pp. 198-203
-
-
Valtonen, T.1
-
19
-
-
34548342553
-
A Study on Communication Issues for System-on-Chip
-
Zeferino, C.A., et. al.: A Study on Communication Issues for System-on-Chip. In proc. SBCCI (2002) 121-126
-
(2002)
Proc. SBCCI
, pp. 121-126
-
-
Zeferino, C.A.1
-
20
-
-
0002665957
-
Low-Latency Interconnection for IP-Block Based Multimedia Chips
-
Kuusilinna, K., et al.: Low-Latency Interconnection for IP-Block Based Multimedia Chips. In proc. PDCN (1998) 411-416
-
(1998)
Proc. PDCN
, pp. 411-416
-
-
Kuusilinna, K.1
-
21
-
-
0037029241
-
Interconnection scheme for continuous-media systems-on-chip
-
Lahtinen. V., et al.: Interconnection scheme for continuous-media systems-on-chip. Microprocessors and Microsystems vol. 26, issue 3 (2002) 123-138
-
(2002)
Microprocessors and Microsystems
, vol.26
, Issue.3
, pp. 123-138
-
-
Lahtinen, V.1
-
23
-
-
33744723974
-
System-on-Chip Communication Optimization with Bus Monitoring
-
Kangas, T., et al.: System-on-Chip Communication Optimization with Bus Monitoring. In proc. DDECS (2002) 304-309
-
(2002)
Proc. DDECS
, pp. 304-309
-
-
Kangas, T.1
|