PTNoC: Probabilistically Time-Analyzable Tree-Based NoC for Mixed-Criticality Systems

Proceedings - 19th Euromicro Conference on Digital System Design, DSD 2016

Volumn , Issue , 2016, Pages 404-412

  Slijepcevic, Mladen ^a,b   Fernadez, Mikel ^b   Hernandez, Carles ^b   Abella, Jaume ^b   Quinones, Eduardo ^b   Cazorla, Francisco J ^b,c  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b BARCELONA SUPERCOMPUTING CENTER   (Spain)

^c ARTIFICIAL INTELLIGENCE RESEARCH INSTITUTE IIIA CSIC   (Spain)

Author keywords

NoC; real time; wcet

Indexed keywords

COMPLEX NETWORKS; CRITICALITY (NUCLEAR FISSION); DISTRIBUTED COMPUTER SYSTEMS; PROGRAM COMPILERS; REAL TIME SYSTEMS; SAFETY ENGINEERING; SYSTEMS ANALYSIS;

BANDWIDTH GUARANTEE; MIXED-CRITICALITY SYSTEMS; MULTI-CORE SYSTEMS; NETWORKS ON CHIPS; REAL TIME; TIMING ANALYSIS; WCET; WORST-CASE EXECUTION TIME;

NETWORK-ON-CHIP;

EID: 84998980180     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2016.23     Document Type: Conference Paper

References (31)

1. The NanGate 45nm Open Cell Library. http://www. nangate. com.
2. NaNoC design platform. http://www. nanoc-project. eu.
3. J. Abella et al. Heart of gold: Making the improbable happen to extend coverage in probabilistic timing analysis. In ECRTS, 2014.
4. ARINC. Specification 651: Design Guide for Integrated Modular Avionics, 1997.
5. L. Benini et al. P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. In DATE, 2012.
6. F. Cazorla et al. Upper-bounding program execution time with extreme value theory. In WCET workshop, 2013.
7. R. Charette. This car runs on code. In IEEE Spectrum online, 2009.
8. Cobham Gaisler. Quad Core LEON4 SPARC V8 Processor-LEON4-NGMP-DRAFT-Data Sheet and Users Manual, 2011.
9. L. Cucu-Grosjean et al. Measurement-based probabilistic timing analysis for multi-path programs. In ECRTS, 2012.
10. G. Edelin. Embedded systems at thales: The artemis challenges for an industrial group. In Presentation at the ARTIST Summer School in Europe 2009, 2009.
11. C. Hernandez et al. Towards making a LEON3 multicore compatible with probabilistic timing analysis. In DASIA, 2015.
12. J. Jalle et al. Bus designs for time-probabilistic multicore processors. In DATE, 2014.
13. L. Kosmidis et al. A cache design for probabilistically analysable real-time systems. In DATE, 2013.
14. L. Kosmidis et al. Multi-level unified caches for probabilistically time analysable real-time systems. In RTSS, 2013.
15. L. Kosmidis et al. Measurement-based probabilistic timing analysis and its impact on processor architecture. In DSD, 2014.
16. S. Kotz and S. Nadarajah. Extreme value distributions: Theory and applications. World Scientific, 2000.
17. K. Lahiri et al. LOTTERYBUS: A new high-performance communication architecture for system-on-chip designs. In DAC, 2001.
18. J. Nowotsch and M. Paulitsch. Leveraging multi-core computing architectures in avionics. In EDCC, 2012.
19. M. Panic et al. On-chip ring network designs for hard-real time systems. In RTNS, 2013.
20. M. Panic et al. Parallel many-core avionics systems. In EMSOFT, 2014.
21. M. Paolieri et al. Hardware support for WCET analysis of hard real-time multicore systems. In ISCA, 2009.
22. J. Poovey. Characterization of the EEMBC Benchmark Suite. North Carolina State University, 2007.
23. A. Roca et al. Enabling high-performance crossbars through a floorplan-aware design. In ICPP, 2012.
24. RTCA and EUROCAE. DO-178B / ED-12B, Software Considerations in Airborne Systems and Equipment Certification, 1992.
25. M. Schoeberl et al. A statically scheduled time-divisionmultiplexed network-on-chip for real-time systems. In NOCS, 2012.
26. SoCLib.-, 2003-2012. http://www. soclib. fr/trac/dev.
27. T. Ungerer et al. parmerasa-multi-core execution of parallelised hard real-time applications supporting analysability. In DSD, 2013.
28. S. Vestal. Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance. In RTSS, 2007.
29. F. Wartel et al. Measurement-based probabilistic timing analysis: Lessons from an integrated-modular avionics case study. In SIES, 2013.
30. F. Wartel et al. Timing analysis of an avionics case study on complex hardware/software platforms. In DATE, 2015.
31. R. Wilhelm et al. The worst-case execution-time problem overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems, 7:1-53, May 2008.