Parallel many-core avionics systems

2014 Proceedings of the International Conference on Embedded Software, EMSOFT 2014

Volumn , Issue , 2014, Pages

  Panić, Miloš ^a,b   Quiñonest, Eduardo ^b   Zaykov, Pavel G ^c   Hernandez, Carles ^b   Abella, Jaume ^b   Cazorla, Francisco J ^b,d  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b BARCELONA SUPERCOMPUTING CENTER   (Spain)

^c Honeywell International   (Czech Republic)

^d ARTIFICIAL INTELLIGENCE RESEARCH INSTITUTE IIIA CSIC   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

AVIONICS; PARALLEL PROCESSING SYSTEMS;

AVIONICS APPLICATIONS; EXECUTION ENVIRONMENTS; HARDWARE AND SOFTWARE; INTEGRATED MODULAR AVIONICS; MANY-CORE PROCESSORS; PARALLEL EXECUTIONS; SINGLE-CORE PROCESSORS; SOFTWARE PARTITIONS;

APPLICATION PROGRAMS;

EID: 84910135256     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2656045.2656063     Document Type: Conference Paper

References (35)

1. Kalray MPPA 256 Many-Core Processor, http://www.kalray.eu/products/mppa-manycore.
2. NanoC: http://www.nanoc-project.eu.
3. Precision Timed (PRET) Machines. http://chess.eecs.berkeley.edu/pret.
4. ARINC Specification 653: Avionics Application Software Standard Standard Interface, Part 1 and 4, 2012.
5. Soclib, http://www.soclib.fr/trac/dev, 2012.
6. B. Akesson, et al. Predator: a predictable sdram memory controller. In CODES+ISSS, 2007.
7. W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Elsevier, May 2004.
8. R. Fuchsen. How to address certification for multi-core based IMA platforms: Current status and potential solutions. In DACS, 2010.
9. M. Gerdes, et al. The split-phase synchronisation technique: Reducing the pessimism in the WCET analysis of parallelised hard real-time programs. In RTCSA, 2012.
10. M. Gerdes, et al. Time analysable synchronisation techniques for parallelised hard real-time applications. In DATE, 2012.
11. K. Goossens, et al. Virtual execution platforms for mixed-time-criticality systems: The compsoc architecture and design flow. SIGBED Rev., 10(3):23-34, October 2013.
12. B. Jacob, et al. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann Publishers Inc., 2007.
13. J. Jalle, et al. Deconstructing bus access control policies for real-time multicores. In SIES, 2013.
14. T. Kelter, et al. Static analysis of multi-core tdma resource arbitration delays. Real-Time Systems, 2013.
15. H. Kopetz and G. Bauer. The time-triggered architecture. Proc. of the IEEE, 91(1):112-126, 2003.
16. Yan Li, et al. Timing analysis of concurrent programs running on shared cache multi-cores. In RTSS, 2009.
17. MERASA. EU-FP7 Project: www.merasa.org.
18. Jan Nowotsch and Michael Paulitsch. Leveraging multi-core computing architectures in avionics. In EDCC, 2012.
19. H. Ozaktas, et al. Automatic wcet analysis of real-time parallel applications. In WCET workshop, 2013.
20. M. Panic, et al. Parallel many-core avionics systems. Technical Report UPC-DAC-RR-CAP-2014-6, UPC, 2014.
21. M. Paolieri, et al. Hardware support for wcet analysis of hard real-time multicore systems. In ISCA, 2009.
22. M. Paolieri, et al. Timing effects of the memory system in real-time multicore integrated architectures: Problems and solutions. In TECS, 2012.
23. P. Radojkovic, et al. On the evaluation of the impact of shared resources in multithreaded cots processors in time-critical environments. In HiPEAC, 2012.
24. D. Rahmati, et al. Computing accurate performance bounds for best effort networks-on-chip. IEEE Trans. on Computers, 62(3), 2013.
25. J. Rattner. Single-chip cloud computer: An experimental many-core processor from Intel Labs.
26. A. Roca, et al. Enabling high-performance crossbars through a floorplan-aware design. In ICPP, 2012.
27. C. Rochange, et al. WCET analysis of a parallel 3D multigrid solver executed on the MERASA multi-core. In WCET workshop, 2010.
28. S. Schliecker, et al. Bounding the shared resource load for the performance analysis of multiprocessor systems. In DATE, 2010.
29. A. Schranzhofer, et al. Timing analysis for TDMA arbitration in resource sharing systems. In RTAS, 2010.
30. A. Schranzhofer, et al. Timing analysis for resource access interference on adaptive resource arbiters. In RTAS, 2011.
31. Zheng Shi, et al. Schedulability analysis for real time on-chip communication with wormhole switching. In IJERTCS, Volume 1, 2010.
32. J. Sparsoe. Design of networks-on-chip for real-time multi-processor systems-on-chip. In ACSD, 2012.
33. Y. Tamir and G. L. Frazier. High-performance multiqueue buffers for VLSI communication switches. In ISCA, 1988.
34. Tilera Corporation. Tile Processor, User Architecture Manual, release 2.4, DOC.NO. UG101, 2011.
35. R. Wilhelm, et al. Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. Trans. Comp.-Aided Des. Integ. Cir. Sys., 28(7), 2009.