Response time analysis of synchronous data flow programs on a many-core processor

ACM International Conference Proceeding Series

Volumn 19-21-October-2016, Issue , 2016, Pages 67-76

  Rihani, Hamza ^a   Moy, Matthieu ^a   Maiza, Claire ^a   Davis, Robert I ^b,c   Altmeyer, Sebastian ^d  

^a VERIMAG   (France)

^b UNIVERSITY OF YORK   (United Kingdom)

^c INRIA   (France)

^d UNIVERSITY OF LUXEMBOURG   (Luxembourg)

Author keywords

[No Author keywords available]

Indexed keywords

DATA TRANSFER; REAL TIME SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS);

BUS ARBITRATION; DEPENDENT TASKS; EXPERIMENTAL EVALUATION; MANY-CORE PROCESSORS; MEMORY ACCESS; RESPONSE-TIME ANALYSIS; SYNCHRONOUS DATA FLOW; TASK DEPENDENCIES;

DATA FLOW ANALYSIS;

EID: 84997428775     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2997465.2997472     Document Type: Conference Paper

References (24)

1. S. Altmeyer, R. I. Davis, L. Indrusiak, C. Maiza, V. Nelis, and J. Reineke. A generic and compositional framework for multicore response time analysis. In RTNS 2015, pages 129-138.
2. S. Altmeyer, R. I. Davis, and C. Maiza. Improved cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems. Real-Time Systems, 48(5):499-526, 2012.
3. C. Ballabriga, H. Casse, C. Rochange, and P. Sainrat. OTAWA: An open toolbox for adaptive WCET analysis. In SEUS 2010, pages 35-46.
4. G. Berry. Next Generation Design and Verification Methodologies for Distributed Embedded Control Systems: Proceedings of the GM R&D Workshop, chapter SCADE: Synchronous Design and Validation of Embedded Control Software, pages 19-33. 2007.
5. T. Carle, D. Potop-Butucaru, Y. Sorel, and D. Lesens. From dataow specification to multiprocessor partitioned time-Triggered real-Time implementation. LITES, 2(2):01:1-01:30, 2015.
6. J. Choi, D. Kang, and S. Ha. Conservative modeling of shared resource contention for dependent tasks in partitioned multi-core systems. In DATE 2016, pages 181-186.
7. D. Dasari, V. Nelis, and B. Akesson. A framework for memory contention analysis in multi-core platforms. Real-Time Systems, pages 1-51, 2015.
8. B. D. de Dinechin, Y. Durand, D. van Amstel, and A. Ghiti. Guaranteed services of the NoC of a manycore processor. NoCArc 2014, pages 11-16.
9. B. D. de Dinechin, D. van Amstel, M. Poulhies, and G. Lager. Time-critical computing on a single-chip massively parallel processor. In DATE 2014, pages 97:1-97:6.
10. G. Giannopoulou, N. Stoimenov, P. Huang, L. Thiele, and B. D. de Dinechin. Mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources. Real-Time Systems, 52(4):399-449, 2016.
11. N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud. The synchronous data ow programming language lustre. Proceedings of the IEEE, 79(9):1305-1320, 1991.
12. K. Lampka, G. Giannopoulou, R. Pellizzoni, Z. Wu, and N. Stoimenov. A formal approach to the WCRT analysis of multicore systems with memory contention under phase-structured task sets. Real-Time Systems, 50(5-6):736-773, 2014.
13. A. Melani, M. Bertogna, V. Bonifaci, A. Marchetti-Spaccamela, and G. Buttazzo. Memory-processor co-scheduling in fixed priority systems. In RTNS 2015.
14. J. Nowotsch, M. Paulitsch, D. Buhler, H. Theiling, S. Wegener, and M. Schmidt. Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. In ECRTS 2014, pages 109-118.
15. V. Nelis, P. M. Yomsi, and L. M. Pinho. The variability of application execution times on a multi-core platform". In WCET 2016.
16. C. Pagetti, D. Saussie, R. Gratia, E. Noulard, and P. Siron. The ROSACE case study: From simulink specification to multi/many-core execution. RTAS 2014, pages 309-318.
17. R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele. Worst case delay analysis for memory interference in multicore systems. In DATE 2010, pages 741-746.
18. W. Pufitsch, E. Noulard, and C. Pagetti. Mapping a multi-rate synchronous language to a many-core processor. In RTAS 2013, pages 293-302.
19. P. Radojkovic, S. Girbal, A. Grasset, E. Quiñones, S. Yehia, and F. J. Cazorla. On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. TACO 2012, 8(4):34.
20. H. Rihani, M. Moy, C. Maiza, R. I. Davis, and S. Altmeyer. Response time analysis of synchronous data ow programs on a many-core processor|full version. Technical Report TR-2016-1, Verimag Research Report, 2016. http://www-verimag.imag.fr/Technical-Reports,264.html? lang=en&number=TR-2016-1.
21. A. Schranzhofer, J.-J. Chen, and L. Thiele. Timing analysis for TDMA arbitration in resource sharing systems. RTAS 2010, pages 215-224.
22. P. K. Valsan, H. Yun, and F. Farshchi. Taming non-blocking caches to improve isolation in multicore real-Time systems. In RTAS 2016, pages 161-172.
23. J. Walter and W. Nebel. Energy-Aware mapping and scheduling of large-scale macro data-ow applications. In IDEA 2015.
24. R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, and P. Stenström. The worst-case execution-Time problem-overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst., 7(3):36:1-36:53, 2008.