Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory

Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016

Volumn , Issue , 2016, Pages 380-392

  Kim, Duckhwan ^a   Kung, Jaeha ^a   Chai, Sek ^b   Yalamanchili, Sudhakar ^a   Mukhopadhyay, Saibal ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b SRI INTERNATIONAL   (United States)

Author keywords

Neural nets; Neurocomputers; Neuromorphic computing

Indexed keywords

COMPUTATION THEORY; COMPUTER CIRCUITS; DIGITAL STORAGE; DYNAMIC RANDOM ACCESS STORAGE; MEMORY ARCHITECTURE; NETWORK ARCHITECTURE; NEURAL NETWORKS; RECONFIGURABLE HARDWARE;

CONVOLUTIONAL NEURAL NETWORK; HIGH DENSITY MEMORY; NEUROCOMPUTERS; NEUROMORPHIC ARCHITECTURES; NEUROMORPHIC COMPUTING; OPERATING PRINCIPLES; PROCESS TECHNOLOGIES; PROPOSED ARCHITECTURES;

COMPUTER ARCHITECTURE;

EID: 84988443501     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2016.41     Document Type: Conference Paper

References (36)

1. J. Schmidhuber, "Deep learning in neural networks: An overview," Neural Networks, vol. 61, pp. 85-117, 2015.
2. L. Cavigelli, M. Magno, and L. Benini, "Accelerating realtime embedded scene labeling with convolutional networks," in Proceedings of the 52nd Annual Design Automation Conference, p. 108, ACM, 2015.
3. C. Farabet, C. Poulet, J. Y. Han, and Y. LeCun, "CNP: An FPGA-based processor for convolutional networks," in Field Programmable Logic and Applications, 2009. FPL 2009. International Conference on, pp. 32-37, IEEE, 2009.
4. C. Farabet, B. Martini, B. Corda, P. Akselrod, E. Culurciello, and Y. LeCun, "Neuflow: A runtime reconfigurable dataflow processor for vision," in Computer Vision and Pattern Recognition Workshops (CVPRW), 2011 IEEE Computer Society Conference on, pp. 109-116, IEEE, 2011.
5. V. Gokhale, J. Jin, A. Dundar, B. Martini, and E. Culurciello, "A 240 g-ops/s mobile coprocessor for deep neural networks," in Computer Vision and Pattern Recognition Workshops (CVPRW), 2014 IEEE Conference on, pp. 696-701, IEEE, 2014.
6. F. Conti and L. Benini, "A ultra-low-energy convolution engine for fast brain-inspired vision in multicore clusters," in Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, pp. 683-688, EDA Consortium, 2015.
7. Y. Chen, T. Luo, S. Liu, S. Zhang, L. He, J. Wang, L. Li, T. Chen, Z. Xu, N. Sun, et al., "Dadiannao: A machine-learning supercomputer," in Microarchitecture (MICRO), 2014 47th Annual IEEE/ACM International Symposium on, pp. 609-622, IEEE, 2014.
8. L. Cavigelli, D. Gschwend, C. Mayer, S. Willi, B. Muheim, and L. Benini, "Origami: A convolutional network accelerator," in Proceedings of the 25th edition on Great Lakes Symposium on VLSI, pp. 199-204, ACM, 2015.
9. S. Gould, R. Fulton, and D. Koller, "Decomposing a scene into geometric and semantically consistent regions," in Computer Vision, 2009 IEEE 12th International Conference on, pp. 1-8, IEEE, 2009.
10. Y. LeCun, L. Bottou, Y. Bengio, and P. Haffner, "Gradientbased learning applied to document recognition," Proceedings of the IEEE, vol. 86, no. 11, pp. 2278-2324, 1998.
11. E. Karl, Z. Guo, J. W. Conary, J. L. Miller, Y.-G. Ng, S. Nalam, D. Kim, J. Keane, U. Bhattacharya, and K. Zhang, "0.6 v 1.5 ghz 84mb sram design in 14nm finfet cmos technology," in Solid-State Circuits Conference-(ISSCC), 2015 IEEE International, pp. 1-3, IEEE, 2015.
12. F. Hamzaoglu, U. Arslan, N. Bisnik, S. Ghosh, M. B. Lal, N. Lindert, M. Meterelliyoz, R. B. Osborne, J. Park, S. Tomishima, et al., "13.1 a 1gb 2ghz embedded dram in 22nm tri-gate cmos technology," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International, pp. 230-231, IEEE, 2014.
13. F. Rosenblatt, "Principles of neurodynamics. perceptrons and the theory of brain mechanisms," tech. rep., DTIC Document, 1961.
14. "DDR3 SDRAM, JESD79-3F." http://www.jedec.org/standards-documents/docs/jesd-79-3d.
15. "WIDE I/O 2, JESD229-2." http://www.jedec.org/standardsdocuments/docs/jesd229-2.
16. "High Bandwith Memory, JESD235." http://www.jedec.org/standards-documents/results/jesd235.
17. Hybrid Memory Cube Consortium, "Hybrid memory cube specification 1.0," 2013.
18. P. Rosenfeld, Performance exploration of the hybrid memory cube. PhD thesis, University of Maryland, 2014.
19. D. U. Lee, K. W. Kim, K. W. Kim, H. Kim, J. Y. Kim, Y. J. Park, J. H. Kim, D. S. Kim, H. B. Park, J. W. Shin, J. H. Cho, K. H. Kwon, M. J. Kim, J. Lee, K. W. Park, B. Chung, and S. Hong, "25.2 a 1.2 v 8gb 8-channel 128gb/s high-bandwidth memory (hbm) stacked dram with effective microbump i/o test methods using 29nm process and tsv," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International, pp. 432-433, IEEE, 2014.
20. J. Jeddeloh and B. Keeth, "Hybrid memory cube new dram architecture increases density and performance," in 2012 Symposium on VLSI Technology (VLSIT), 2012.
21. K. T. Malladi, B. C. Lee, F. A. Nothaft, C. Kozyrakis, K. Periyathambi, and M. Horowitz, "Towards energyproportional datacenter memory with mobile dram," in ACM SIGARCH Computer Architecture News, vol. 40, pp. 37-48, IEEE Computer Society, 2012.
22. S. S. Haykin, S. S. Haykin, S. S. Haykin, and S. S. Haykin, Neural networks and learning machines, vol. 3. Pearson Education Upper Saddle River, 2009.
23. H. Jaeger, Tutorial on training recurrent neural networks, covering BPPT, RTRL, EKF and the" echo state network" approach. German National Research Center for Information Technology, 2002.
24. E. Azarkhish, D. Rossi, I. Loi, and L. Benini, "High performance axi-4.0 based interconnect for extensible smart memory cubes," in Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, pp. 1317-1322, EDA Consortium, 2015.
25. J. Ahn, S. Hong, S. Yoo, O. Mutlu, and K. Choi, "A scalable processing-in-memory accelerator for parallel graph processing," in Proceedings of the 42nd Annual International Symposium on Computer Architecture, pp. 105-117, ACM, 2015.
26. J. Ahn, S. Yoo, O. Mutlu, and K. Choi, "Pim-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture," in Proceedings of the 42nd Annual International Symposium on Computer Architecture, pp. 336-348, ACM, 2015.
27. J. Zhao, G. Sun, G. H. Loh, and Y. Xie, "Optimizing GPU energy efficiency with 3d die-stacking graphics memory and reconfigurable memory interface," ACM Transactions on Architecture and Code Optimization (TACO), vol. 10, no. 4, p. 24, 2013.
28. F. A. Gers, J. Schmidhuber, and F. Cummins, "Learning to forget: Continual prediction with lstm," Neural computation, vol. 12, no. 10, pp. 2451-2471, 2000.
29. L. O. Chua and L. Yang, "Cellular neural networks: Theory," Circuits and Systems, IEEE Transactions on, vol. 35, no. 10, pp. 1257-1272, 1988.
30. "Samsung Green Memory Solutions." http://www.samsung.com/us/business/oem-solutions/pdfs/Green-GDDR5.pdf.
31. "Synopsys 32/28nm Generic Library." https://www.synopsys.com/COMMUNITY/UNIVERSITYPROGRAM/Pages/32-28nm-generic-library.aspx.
32. "Nangate FreePDK15 Open Cell Library." http://www. nangate.com/?page-id=2328.
33. "International Technology Roadmap for Semiconductors, Interconnect, 2011." http://www.itrs.net/ITRS%201999-2014%20Mtgs,%20Presentations%20&%20Links/2011ITRS/2011Chapters/2011Interconnect.pdf.
34. A. Sridhar, A. Vincenzi, D. Atienza, and T. Brunschwiler, "3d-ice: A compact thermal model for early-stage design of liquid-cooled ics," Computers, IEEE Transactions on, vol. 63, no. 10, pp. 2576-2589, 2014.
35. W. J. Song, S. Mukhopadhyay, and S. Yalamanchili, "Energy introspector: A parallel, composable framework for integrated power-reliability-thermal modeling for multicore architectures," in Performance Analysis of Systems and Software (ISPASS), 2014 IEEE International Symposium on, pp. 143-144, IEEE, 2014.
36. Hybrid Memory Cube Consortium, "Hybrid memory cube specification 2.0," 2014.