Towards energy-proportional datacenter memory with mobile DRAM

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2012, Pages 37-48

  Malladi, Krishna T ^a   Nothaft, Frank A ^a   Periyathambi, Karthika ^a   Lee, Benjamin C ^b   Kozyrakis, Christos ^a   Horowitz, Mark ^a  

^a Stanford University   (United States)

^b Duke University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EFFICIENCY GAIN; ENERGY-PER-BIT; HIGH BANDWIDTH; IDLE MODE; MEMORY BANDWIDTHS; MEMORY CAPACITY; MEMORY SYSTEMS; MOBILE DRAM; PERFORMANCE PENALTIES; SERVER MEMORY;

BANDWIDTH; COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; ENERGY UTILIZATION;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84864850882     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2012.6237004     Document Type: Conference Paper

References (53)

1. J. Ahn et al. Future scaling of processor-memory interfaces. In SC, 2009.
2. M. Awasthi et al. Handling the problems and opportunities by multiple on-chip memory controllers. In PACT, 2011.
3. L. Barroso et al. The case for energy proportional computing. IEEE Computer, 2007.
4. A. Bosque et al. Characterization of Apache web server with Specweb2005. In MEDEA, 2007.
5. Bossen et al. b-adjacent error correction. IBM Journal of R esearch and Development, 1970.
6. H. David, O. Mutlu, et al. Memory power management via dynamic voltage/frequency scaling. In ICAC, 2011.
7. V. Delaluz et al. DR AM energy management using software & hardware directed power mode control. In HPCA, 2001.
8. Q. Deng et al. Memscale: Active low-power modes for main memory. In ASPLOS, 2011.
9. B. Diniz, D. Guedes, and R. Bianchini. Limiting the power consumption of main memory. In ISCA, 2007.
10. X. Fan, C. Ellis, and A. Lebeck. Memory controller policies for DRAM power management. In ISLPED, 2001.
11. B. Ganesh et al. FB DIMM memory architectures: Understanding mechanisms, overheads, & scaling. In HPCA, 2007.
12. J. Hamilton. Cost of power in large-scale data centers. http://perspectives.mvdirona.com.
13. H. Hanson et al. What computer architects need to know about memory throttling. In WEED, 2010.
14. Hewlett-Packard. DDR3 memory technology. Technology brief TC100202TB, Hewlett-Packard, 2010.
15. U. Hoelzle and L. Barroso. The Datacenter as a Computer. Morgan and Claypool, 2009.
16. HP. CACTI 5.1. http://www.hpl.hp.com/techreports/2008/HPL-2008-20.html.
17. H. Huang et al. Improving energy efficiency by making DRAM less randomly accessed. In ISLPED, 2005.
18. I. Hur and C. Lin. A comprehensive approach to DRAM power management. In HPCA, 2008.
19. B. Jacob et al. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann, 2007.
20. A. Jaleel et al. High performance cache replacement using re-reference interval prediction (RRRIP). In ISCA, 2010.
21. JEDEC. JEDEC standard for LP-DDR2. Standard JESD209-2B, JEDEC, 2010.
22. Kim et al. Thread cluster memory scheduling: Exploiting differences in memory access behavior. In MICRO, 2010.
23. C. Kozyrakis, S. Sankar, et al. Server Engineering Insights for Large-Scale Online Services. IEEE Micro, 2010.
24. A. Lebeck, X. Fan, H. Zeng, and C. Ellis. Power aware page allocation. In ASPLOS, 2000.
25. K. Lim et al. Understanding and designing new server architectures for emerging warehouse-computing environments. In ISCA, 2008.
26. K. Lim et al. Disaggr ated memory for expansion and sharing in blade servers. In ISCA, 2009.
27. C. Luk et al. Pin: Building customized program analysis tools with dynamic instrumentation. In PLDI, 2005.
28. D. Meisner, B. Gold, and T. Wensich. PowerNap: Eliminating server idle power. In ISCA, 2009.
29. R. Merritt. Startup SeaMicro packs 512 Intel Atoms in server. EE Times, 2010.
30. Micron. Calculating memory system power for DDR2. Technical Note tn4704, Micron, 2005.
31. Micron. Calculating memory system power for DDR3. Technical Note TN-41-01, Micron, 2007.
32. Micron. 152-ball x32 mobile lpddr pop (ti-omap). Data Sheet MT46HxxxMxxLxCG, Micron, 2008.
33. Micron. Micron 2Gb: x4, x8, x16 DDR3 SDRAM. Data Sheet MT41J128M16HA-125, Micron, 2010.
34. J. Ousterhout et al. The case for RAMClouds:scalable high-performance storage entirely in DRAM. SIGOPS, 2010.
35. R. Palmer et al. A 4.3GB/s mobile memory interface with power-efficient bandwidth scaling. In VLSI, 2009.
36. V. Pandey, W. Jiang, Y. Zhou, and R. Bianchini. DMA-aware memory energy management. In HPCA, 2006.
37. Rambus. Mobile XDRmemory versus LPDDR2. http://www.rambus.com/us/ technology/solutions/mobile-xdr/mxdr×vs-lpddr2.html.
38. V. Reddi et al. Web search using mobile cores: Quantifying and mitigating the price of efficiency. In ISCA, 2010.
39. B. R ogers, A. Krishna, G. Bell, K. Vu, X. Jiang, and Y. Solihin. Scaling the bandwidth wall: Challenges in and avenues for CMP scaling. In ISCA, 2009.
40. P. Saab. Scaling memcached at Facebook. Facebook Engineering Note, 2008.
41. D. Sanchez et al. The ZCache: Decoupling ways and associativity. In MICRO, 2011.
42. R. Schmitt et al. Signal and power integrity limitations for mobile memory in 3D packaging. EE Times, 2010.
43. N. Sharma, S. Barker, D. Irwin, and P. Shenoy. Blink: Managing server clusters on intermittent power. In ASPLOS, 2011.
44. K. Shiv et al. SPECjvm2008 performance characterization. In SPEC Benchmark Workshop on Computer Performance Evaluation and Benchmarking, 2009.
45. L. Tang et al. The impact of memory subsystem resource sharing on datacenter applications. In ISCA, 2011.
46. M. Tolentino et al. Memory MISER: Improving main memory energy efficiency in servers. IEEE Trans, 2009.
47. A. Udipi et al. Rethinking DRAM design and organization for energy-constrained multi-cores. In ISCA, 2010.
48. T. Vogelsang. Understanding the energy consumption of dynamic random access memories. In MICRO, 2010.
49. D. Wang et al. DRAMSim2: A cycle accurate memory system simulator. IEEE Comput. Archit. Letters, 2011.
50. F. Ware and C. Hampel. Improving power and data efficiency with threaded memory modules. In ICCD, 2006.
51. D. H. Yoon and M. Erez. Virtualized and flexible ecc for main memory. In ASPLOS, 2010.
52. L. Zhao et al. Exploring Large-Scale CMP Architctures using Manysim. IEEE Micro, 2007.
53. H. Zheng et al. Mini-rank: Adaptive DRAM architecture for improving memory power efficiency. In MICRO, 2008.