Effective support of simulation in computer architecture instruction

Proceedings of the 2002 Workshop on Computer Architecture Education, WCAE 2002 - Held in conjunction with the 29th International Symposium on Computer Architecture

Volumn , Issue , 2002, Pages

  Weaver, Christopher T ^a   Larson, Eric ^a   Austin, Todd ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ECONOMIC AND SOCIAL EFFECTS;

ARCHITECTURAL MODELS; CODE COMPLEXITY; INDUSTRY RESEARCH; TRADE OFF;

COMPUTER ARCHITECTURE;

EID: 84969262455     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1275462.1275476     Document Type: Conference Paper

References (25)

1. T. Austin. DIVA: A Dynamic Approach to Microprocessor Verification. Journal of Instruction-Level Parallelism Vol. 2, Jun. 2000.
2. S. Breach. Design and Evaluation of a Multiscalar Processor. Ph. D. thesis, University of Wisconsin-Madison, 1999.
3. D. Burger and T. Austin. The SimpleScalar Tool Set, Version 2.0. University of Wisconsin Computer Sciences Technical Report # 1342, June 1997.
4. T. Diep. VMW: A Visualization-based Microarchitecture Workbench. Ph. D. thesis, Carnegie Mellon University, June 1995.
5. J. Edler and M. Hill. Dinero IV Trace-Driven Uniprocessor Cache Simulator. http://www.neci.nj.nec.com/homepages/edler/d4.
6. J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Francisco, 1996.
7. E. Larson, S. Chatterjee, T. Austin. MASE: A Novel Infrastructure for Detailed Microarchitectural Modeling. Proceedings of the 2001 International Symposium on Performance Analysis of Systems and Software, Nov. 2001.
8. P. Magnusson, F. Dahlgren, H. Grahn, M. Karlsson, F. Larsson, F. Lundholm, A. Moestedt, J. Nilsson, P. Stenström, and B. Werner. SimICS/sun4m: A Virtual Workstation. Usenix Annual Technical Conference, June 1998.
9. A. Moshovos and G. Sohi. Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors. The 6th Annual Int. Symposium on High Performance Computer Architecture, Jan. 2000.
10. M. Moudgill, J. Wellman, J. Moreno. Environment for PowerPC Microarchitecture Exploration. IEEE Micro, May/June 1999.
11. V. Pai, P. Ranganathan, and S. Adve. RSIM Reference Manual. Version 1.0. Technical Report 9705, Department of Electrical and Computer Engineering, Rice University, July 1997.
12. D. Papworth. Tuning the Pentium Pro Microarchitecture. IEEE Micro, April 1996.
13. M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta. Complete computer system simulation: the SIMOS approach. IEEE Parallel & Distributed Technology: Systems & Applications, Winter 1995.
14. A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. Proc. of the 1994 Symposium on Programming Language Design and Implementation, June 1994.
15. R. Sugumar and S. Abraham. cheetah - Single-pass simulator for direct-mapped, set-associative and fully associative caches. Unix Manual Page, 1993.
16. D. Tullsen, S. Eggers, and H. Levy. Simultaneous Multithreading: Maximizing On-Chip Parallelism. Proc. of the 22nd Annual Int. Symposium on Computer Architecture, June 1995.
17. J. Veenstra and R. Fowler. MINT: a front end for efficient simulation of shared-memory multiprocessors. Proc. of the 2nd Int. Workshop on Modeling, Analysis and Simulation of Computer and Telecommunications Systems, Jan. 1994.
18. Intel. VTune: Visual Tuning Environment, 1997. http://developer.intel.com/design/perftool/vtune/index.htm.
19. DLXView. [online] Available: , cited June 2001.
20. A. R. Lebeck, "Cache Conscious Programming in Undergraduate Cmputer Science", ACEM SIGCSE Technical Symposium on Computer Science Education, SIGCSE '99.
21. A. R. Lebeck and David A. Wood, "Cache Profiling and the SPEC Benchmarks: A Case Study", IEEE COMPUTER, 27(10):15-26, October 1994.
22. Robert Bosch, Chris Stolte, Gordon Stoll, Mendel Rosenblum and Pat Hanrahan, "Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study, "Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, January 2000.
23. Robert Bosch, Chris Stolte, Diane Tang, John Gerth, Mendel Rosenblum, and Pat Hanrahan, "Rivet: A Flexible Environment for Computer Systems Visualization", Computer Graphics 34(1), February 2000.
24. Chris Stolte, Robert Bosch, Pat Hanrahan, and Mendel Rosenblum, "Visualizing Application Behavior on Superscalar Processors", In Proceedings of the Fifth IEEE Symposium on Information Visualization, October 1999.
25. Chris Weaver, Kenneth C. Barr, Eric D. Marsman, Dan Ernst, and Todd Austin, "Performance Analysis Using Pipeline Visualization", 2001 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS-2001), Nov. 2001.