A Configurable Hardware/Software Approach to SAT Solving

Proceedings - 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001

Volumn , Issue , 2001, Pages 239-248

  De Sousa, J T ^a   Da Silva, J M ^a   Abramovici, M ^b  

^a INSTITUTO SUPERIOR TÉCNICO   (Portugal)

^b AGERE SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS; FORMAL LOGIC; HARDWARE;

BOOLEAN SATISFIABILITY PROBLEMS; CONFIGURABLE HARDWARE; CONFLICT DIAGNOSIS; CONTEXT SWITCHING; DATABASE MANAGEMENT; DECISION VARIABLES; PLACE AND ROUTE; VIRTUAL HARDWARE;

RECONFIGURABLE HARDWARE;

EID: 84963985275     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (27)

1. J. Gu. "Satisfiability Problems in VLSI Engineering". In DIMACS Workshop on Satisfiability Problems, 1996.
2. J.P.M. da Silva and K.A. Sakallah. "Boolean Satisfiability in Electronic Design Automation". In Proceedings of the 37th Conference on Design Automation (DAC), pages 675-680, June 2000.
3. S. Devadas, K. Keutzer, S. Malik, and A. Wang. "Certified Timing Verification and the Transition Delay of a Logic Circuit". In Proceedings of the 29th Conference on Design Automation pages 549-555, June 1992.
4. P. C. McGeer, A. Saldanha, P. R. Stephan, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. "Timing Analysis and Delay-Fault Test Generation Using Path-Recursive Functions". In Proceedings of the IEEE International Conference on Computer-Aided Design, pages 180-183, November 1991.
5. S. Devadas. "Optimal Layout Via Boolean Satisfiability". In Proc. Intn'l. Conf. on CAD, pages 294-297, November 1989.
6. Gi-Joon Nam, Karem A. Sakallah, and Rob A. Rutenbar. "Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT". In International Symposium on Field Programmable Gate Arrays (FPGA), pages 167-175. ACM Press, February 1999.
7. T. Larrabee. "Test Pattern Generation using Boolean Satisfiability". IEEE Trans. on CAD, 11(1):4-15, January 1992.
8. P.R. Stephan, R.K. Brayton, and A. Sangiovanni-Vincentelli. "Combinational Test Generation using Satisfiability". IEEE Trans. on CAD, 15(9):1167-1176, September 1996.
9. L.G. Silva, J.P. Marques-Silva, L.M. Silveira, and K.A. Sakallah. "Realistic Delay Modeling in Satisfiability-Based Timing Analysis". In Proc. IEEE Int. Symp. on Circ. and Syst. (ISCAS), 1998.
10. R. Brayton, G. Hatchel, C. Mullen, and A. Sangiovani-Vincentelli. Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, 1984.
11. J. Gu and R. Puri. "Asynchronous Circuit Synthesis with Boolean Satisfiability". IEEE Trans. on CAD, 14(8):961-973, August 1995.
12. S.A. Cook. "The Complexity of Theorem-Proving Procedures". In Proc. 3rd Annual ACM Symp. on Theory of Computation, pages 151-158, 1971.
13. J. Marques-Silva and Sakallah. "GRASP: A Search Algorithm for Propositional Satisfiability". IEEE Transactions on Computers, 48, 1999.
14. DIMACS. "Challenge Benchmarks". ftp://dimacs.rutgers.edu/pub/challenge/sat.
15. T. Suyama, M. Yokoo, and H. Sawada. "Solving Satisfiability Problems on FPGAs". In Reiner W. Hartenstein and Manfred Glesner, editors, Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, pages 136-145. Springer-Verlag, September 1996. Proceedings of the 6th International Workshop on Field-Programmable Logic and Applications, FPL 1996. Lecture Notes in Computer Science 1142.
16. M. Abramovici and D. Saab. "Satisfiability on Reconfigurable Hardware". In W. Luk, P. Cheung, and M. Glesner, editors, Field-Programmable Logic and Applications, pages 448-456. Springer-Verlag, 1997. Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, FPL 1997. Lecture Notes in Computer Science 1304.
17. M. Platzner and G. De Micheli. "Acceleration of Satisfiability Algorithms by Reconfigurable Hardware". In Field-Programmable Logic: From FPGAs to Computing Paradigm, pages 69-78, August 1998. Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, FPL 1998. Lecture Notes in Computer Science 1482.
18. Peixin Zhong, Margaret Martonosi, Pranav Ashar, and Sharad Malik. "Accelerating Boolean Satisfiability with Configurable Hardware". In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 186-195, April 1998.
19. Peixin Zhong, Margaret Martonosi, Pranav Ashar, and Sharad Malik. "Solving Boolean Satisfiability with Dynamic Hardware Configurations". In Reiner W. Hartenstein and Andres Keevallik, editors, Field-Programmable Logic: From FPGAs to Computing Paradigm, pages 326-235. Springer-Verlag, August 1998. Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, FPL 1998. Lecture Notes in Computer Science 1482.
20. Miron Abramovici, Jose T. de Sousa, and Daniel D. Saab. "A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware". In Proc. Design Automation Conference (DAC), pages 684-690, 1999.
21. M. Davis and H. Putnam. "A Computing Procedure for Quantication Theory". A CM, 7:201-215, 1960.
22. P. Goel. "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits". IEEE Trans. Comp, C-30:215-222, Mar 1981.
23. A. Rashid, J. Leonard, and W. H. Mangione-Smith. "Dynamic Circuit Generation for Solving Specific Problem Instances of Boolean Satisfiability". In K. L. Pocek and J. M. Arnold, editors, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 196-204, April 1998.
24. M. Boyd and T. Larrabee. "ELVIS - A Scalable, Loadable Custom Programmable Logic Device for Solving Boolean Satisfiability Problems". In IEEE Symposium, on FPGAs for Custom Computing Machines, April 2000.
25. M. Abramovici and J.T. de Sousa. "A SAT Solver Using Reconfigurable Hardware and Virtual Logic". Journal of Automated Reasoning, 24(1/2), February 2000.
26. Roberto J. Bayardo, Jr. and Robert C. Schrag. "Using CSP Look-Back Techniques to Solve Real-World SAT Instances". In Proceedings of the 14th National Conference on Artificial Intelligence and 9th Innovative Applications of Artificial Intelligence Conference (AAAI/IAAI), pages 203-208, July 1997.
27. H. Zhang. "SATO: An Efficient Propositional Prover". In William McCune, editor, Proceedings of the 14th, International Conference on, Automated deduction, volume 1249 of LNAI, pages 272-275. Springer-Verlag, July 1997.