Weight-based bus-invert coding for low-power applications

Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002

Volumn , Issue , 2002, Pages 121-125

  Lin, Rung Bin ^a   Tsai, Chi Ming ^a  

^a YUAN ZE UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DESIGN; HAMMING DISTANCE; MARKOV PROCESSES;

BUS INVERT CODING; BUS-INVERT; CLOSED FORM; LIMITING BEHAVIOR; LOW POWER APPLICATION; SWITCHING ACTIVITIES;

BUSES;

EID: 84962282943     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2002.994897     Document Type: Conference Paper

References (22)

1. M. -J. E. Lee, W. J. Dally, and P. Chiang, "Low-power area-efficient high-speed I/O circuit techniques," IEEE J. of Solid-State Circuits, Vol. 35, No. 11, pp. 1591-1599, Nov. 2000.
2. D. Liu and C. Sevensson, "Power consumption estimation in CMOS VLSI chips," IEEE J. of Solid-State Circuits, Vol. 29, No. 6, pp. 663-670, June 1994.
3. C. A. Neugebauer and R. O. Carlson, "Comparison of wafer scale integration with VLSI packaging approaches," IEEE Trans. Components, Hybrids, and Manufact. Tech., pp. 184-189, June 1987.
4. L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Asymptotic zero-transition activity encoding for address buses in low-power microprocessor-based system," the Six Great Lakes Symposium on VLSI, pp. 77-82, 1997.
5. L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Address bus encoding techniques for system-level power optimization," the Design Automation and Test in Europe, pp. 861-866, Feb. 1998.
6. E. Musoll, T. Lang, and J. Cortadella, "Exploiting the locality of memory references to reduce the address bus energy," ISLPED, 1997, pp. 202-207.
7. E. Musoll, T. Lang, and J. Cortadella, "Working-zone encoding for reducing the energy in microprocessor address buses," IEEE Trans. on VLSI Systems, Vol. 6, No. 4, pp. 568-572, Dec. 1998.
8. L. Benini, G. De Micheli, E. Macii, M. Poncino, and S. Quer, "Power optimization of cored-based systems by address bus encoding," IEEE Trans. on VLSI systems, Vol. 6, No. 4, pp. 554-562, Dec. 1998.
9. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "A coding framework for low-power address and data buses," IEEE Trans. on VLSI Systems, Vol. 7, No. 2, pp. 212-221, June 1999.
10. R. J. Fletcher, "Integrated circuit having outputs configured for reduced state changes," U.S. Patent 4,667,337, May 1987.
11. M. R. Stan and W. P. Burleson, "Bus-invert coding for low power I/O," IEEE Trans. on VLSI Systems, Vol. 3, No. 1, pp. 49-58, March 1995.
12. Y. Shin, S. Chae, and K. Choi, "Partial bus-invert for power optimization of system level bus," ISLPED, pp. 127-129, 1998.
13. S. Hong and T. Kim, "Decomposition of bus-invert coding for low-power I/O," J. of Circuits, Systems, and Computers, Vol. 10, Nos. 1&2, pp. 101-111, 2000.
14. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Information-theoretic bounds on average signal transition activity," IEEE Trans. on VLSI Systems, Vol. 7, No. 3, pp. 359-368, Sept. 1999.
15. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Signal coding for lower power: fundamental limits and practical realizations," IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 46, No. 7, pp. 923-929, July 1999.
16. R. -B. Lin and C. -M. Tsai, "Theoretical analysis bus-invert coding," the 43rd IEEE Midwest Symposium on Circuits and Systems, Aug. 2000.
17. M. R. Stan and W. P. Burleson, "Coding a terminated bus for low power," The Great Lakes Symposium on VLSI, pp. 70-73, March 1995.
18. N. Chang, K. Kim, and J. Cho, "Bus encoding for low-power high-performance memory systems," ACM/IEEE Design Automation Conference, pp. 800-805, June 2000.
19. P. S. Sotiriadis and A. Chandrakasan, "Low power bus coding techniques considering inter-wire capacitances," The IEEE Custom Integrated Circuits Conference, pp. 507-510, 2000.
20. K. -W. Kim, K. -H, Baek, N. Shanbhag, C. L. Liu, and S. -M. Kang, "Coupling-driven signal encoding scheme for low-power interface design," The IEEE/ACM International Conference on Computer-Aided Design, pp. 318-321, 2000.
21. M. R. Stan and W. P. Burleson, "Limited-weight codes for low-power I/O," the Int. Workshop for Low Power Design, pp. 209-214, April 1994.
22. M. R. Stan and W. P. Burleson, "Low-power encodings for global communication in CMOS VLSI," IEEE Trans. on VLSI Systems, Vol. 5, No.4, pp. 444-455, Dec. 1997.