Exploring parallel processing levels for convolutional turbo decoding

Proceedings - 2006 International Conference on Information and Communication Technologies: From Theory to Applications, ICTTA 2006

Volumn 2, Issue , 2006, Pages 2353-2358

  Muller, Olivier ^a   Baghdadi, Amer ^a   Jézéquel, Michel ^a  

^a ECOLE DES MINES DE NANTES   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; CONVOLUTION; DECODING; DIGITAL COMMUNICATION SYSTEMS; ERROR CORRECTION; ITERATIVE METHODS; MESSAGE PASSING; TURBO CODES;

COMPONENT DECODERS; CONVOLUTIONAL TURBO CODES; DIGITAL COMMUNICATIONS; ERROR CORRECTION CAPABILITY; ITERATIVE PROCESS; MULTI-LEVEL CLASSIFICATIONS; PARALLEL IMPLEMENTATIONS; PARALLEL PROCESSING;

ITERATIVE DECODING;

EID: 84961944273     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICTTA.2006.1684774     Document Type: Conference Paper

References (15)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes, " in Proc. 1993 International Conference on Communications (ICC'93), Geneva, Switzerland, 1993.
2. D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices, " IEEE Trans. Inf. Theory, vol. 45, pp. 399-431, Mar. 1999.
3. L. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate, " IEEE Trans. Inf. Theory, vol. IT-20, pp. 284-287, Mar. 1974.
4. G. Masera, G. Piccinini, M. R. Roch, and M. Zamboni, "VLSI architectures for turbo codes, " IEEE Trans. VLSI Syst., vol. 7, pp. 369-379, Sept. 1999.
5. E. Boutillon, W. J. Gross, and P. G. Gulak, "VLSI architectures for the MAP algorithm, " IEEE Trans. Commun., vol. 51, pp. 175-185, Feb. 2003.
6. C. Schurgers, F. Catthoor, and M. Engels, "Memory optimization of MAP turbo decoder algorithms, " IEEE Trans. VLSI Syst., vol. 9, pp. 305-312, Apr. 2001.
7. T. Wolf, "Initialization of Sliding Windows in Turbo decoders", 3rd International Symposium on Turbo Codes and Related Topics, Brest, France, pp. 219-222, Sept. 2003.
8. Y. Zhang and K.K. Parhi, "Parallel Turbo decoding", Proceedings of the International Symposium on Circuits and Systems, volume 2, 23-26 May 2004 Page(s): 509-12.
9. A. Abbasfar, and K. Yao, "An Efficient Architecture for High Speed Turbo Decoders, " Proc. of ICASSP 2003, pp. IV521-IV524, April 2003.
10. J. Zhang, and M.P.C. Fossorier, "Shuffled iterative decoding", IEEE Transactions on Communications Volume 53, Issue 2, Feb. 2005 Page(s):209 - 213.
11. D. GnaWdig, E. Boutillon, M. Jezequel, V. Gaudet, G. Gulak, "On Multiple Slice Turbo Code", 3rd International Symposium on Turbo Codes and Related Topics, Brest, France, pp. 343-346, Sept. 2003.
12. F. Gilbert, M. Thul and N. Wehn. "Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors", Proceedings of DATE 2003, Munich.
13. M. J. Thul, F. Gilbert, T. Vogt, G. Kreiselmaier and N. Wehn, "A Scalable System Architecture for High- Throughput Turbo-Decoders", Journal of VLSI Signal Processing Vol. 39, pages 63-77, Netherlands 2005.
14. C. Douillard, M. Jezequel, C. Berrou, N. Brengarth, J. Tousch, N. Pham, "The Turbo Code Standard for DVBRCS", 2nd International Symposium on Turbo Codes & Related Topics, Brest, France, 2000. p. 535-538.
15. P. Robertson, P. Hoeher, and E. Villebrun, "Optimal and Sub-Optimal Maximum a Posteriori Algorithms Suitable for Turbo Decoding, " European Transactions on Telecommunications (ETT), vol. 8, no. 2, 1997, pp. 119- 125.