The flipped voltage follower: A useful cell for low-voltage low-power circuit design

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 7, 2005, Pages 1276-1291

  Carvajal, Ramón González ^a   Ramírez Angulo, Jaime ^b   López Martín, Antonio J ^c   Torralba, Antonio ^a   Galán, Juan Antonio Gómez ^a,d   Carlosena, Alfonso ^c   Chavero, Fernando Muñoz ^a  

^a UNIVERSITY OF SEVILLE   (Spain)

^b New Mexico State University   (United States)

^c PUBLIC UNIVERSITY OF NAVARRE   (Spain)

^d UNIVERSITY OF HUELVA   (Spain)

Author keywords

Analog circuits; Analog integrated circuits; Continuous time filters; Differential amplifiers; Low power design; Low voltage design

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIFFERENTIAL AMPLIFIERS; ELECTRIC CURRENTS; ELECTRIC FILTERS; ELECTRIC POTENTIAL; OPERATIONAL AMPLIFIERS; THRESHOLD VOLTAGE; TRANSCONDUCTANCE;

ANALOG CIRCUITS; ANALOG INTEGRATED CIRCUITS; CONTINUOUS TIME FILTERS; LOW POWER DESIGN; LOW VOLTAGE DESIGN;

INTEGRATED CIRCUIT LAYOUT;

EID: 23144460727     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.851387     Document Type: Article

References (55)

1. C. Toumazou, F. J. Lidgey, and D. G. Haigh, Eds., Analogue IC Design: The Current-Mode Approach. London, U.K.: Peter Peregrinus, 1990.
2. "Special issue on low-voltage and low-power analog design," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 42, no. 11, Nov. 1995.
3. E. Sánchez-Sinencio and A. G. Andreou, Eds., Low-Voltage/ Low-Power Integrated Circuits and Systems: Low-Voltage Mixed-Signal Circuits. New York: IEEE Press, 1999.
4. S. Yan and E. Sánchez-Sinencio, "Low voltage analog circuit design techniques: A tutorial," IEICE Trans. Fund., vol. E83, no. 2, pp. 1-17, Feb. 2000.
5. S. S. Rajput and S. S. Jamuar, "Low voltage analog circuit design techniques," IEEE Circuits Syst. Mag., vol. 2, no. 1, pp. 24-42, May 2002.
6. H. Chung-Chih, H. Changku, and M. Ismail, "CMOS low-voltage rail-to-rail V-I converter," in Proc. 38th Midwest Symp. Circuits and Systems, MWSCAS, vol. 2, Aug. 1995, pp. 1337-1340.
7. F. You, S. H. K. Embabi, and E. Sánchez-Sinencio, "Low-voltage Class-AB buffers with quiescent current control," IEEE J. Solid-State Circuits, vol. 33, no. 6, pp. 915-920, Jun. 1998.
8. V. Peluso, M. Steyaert, and W. Sansen, Design of Low-Voltage Low-Power Sigma-Delta A/D Converters. Boston, MA: Kluwer, 1999, ch. 4.
9. J. Ramírez-Angulo, R. G. Carvajal, A. Torralba, and C. Nieva, "A new Class-AB differential input stage for implementation of low voltage high slew rate op-amps and linear transconductors," in Proc. of IEEE Int. Symp. Circuits and Systems, ISCAS, vol. 1, May 2001, pp. 671-674.
10. J. Ramírez-Angulo, A. Torralba, R. G. Carvajal, and J. Tombs, "Low-voltage CMOS operational amplifiers with wide input-output swing based on a novel scheme," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 5, pp. 772-774, May 2000.
11. J. Ramírez-Angulo, R. G. Carvajal, J. Tombs, and A. Torralba, "Simple technique for OP AMP continuous-time 1 V supply operation," Electron. Lett., vol. 35, no. 4, pp. 263-264, Feb. 1999.
12. K. C. Smith and A. Sedra, "The current conveyor -a new circuit building block," Proc. IEEE, vol. 137, no. 8, pp. 1368-1369, Aug. 1968.
13. J. Ramírez-Angulo and H. Holmes, "Simple technique using local CMFB to enhance slew rate and bandwidth of one-stage CMOS op-amps," Electron. Lett., vol. 38, no. 23, pp. 1409-1411, Nov. 2002.
14. S. S. Rajput and S. S. Jamuar, "Low voltage, low power, high performance current conveyors," in Proc. IEEE Int. Symp. Circuits and Systems ISCAS, May 2001, pp. 1123-726.
15. P. R. Kinget and M. S. J. Steyaert, "A 1-GHz CMOS up-conversion mixer," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 370-376, Mar. 1997.
16. J. Ramírez-Angulo, S. Thoutam, A. López-Martín, and R. G. Carvajal, "Low-voltage CMOS analog four-quadrant multiplier based on flipped voltage followers," Electron. Lett., vol. 39, no. 25, pp. 1771-1772, Dec. 2003.
17. M. D. Pardoen and M. G. Degrauwe, "A rail-to-rail CMOS input/output power amplifier," IEEE J. Solid-State Circuits, vol. 25, no. 4, pp. 501-504, Apr. 1990.
18. J. F. Rijns, "54 MHz switched-capacitor video channel equaliser," Electron. Lett., vol. 29, no. 25, pp. 2181-2182, Dec. 1993.
19. V. I. Prodanov and M. M. Green, "CMOS current mirrors with reduced input and output voltage requirements," Electron. Len., vol. 32, no. 2, pp. 104-105, Jan. 1996.
20. T. Itakura and Z. Czamul, "High output resistance CMOS current mirrors for low-voltage applications," IEICE Trans. Fund., vol. E80-A, no. 1, pp. 230-232, Jan. 1997.
21. J. Ramírez-Angulo, R. G. Carvajal, and A. Torralba, "Low supply voltage high-performance CMOS current mirror with low input and output voltage requirements," IEEE Trans. Circuits Syst. II, Express Briefs, vol. 51, no. 3, pp. 124-129, Mar. 2004.
22. A. Torralba, R. G. Carvajal, J. Ramirez-Angulo, and F. Muñoz, "Output stage for low supply voltage, high-performance CMOS current mirrors," Electron. Lett., vol. 38, no. 24, pp. 1528-1529, Nov. 2002.
23. dd test using a flipped voltage follower," in Proc. 2003 Southwest Symp. Mixed-Signal Design, SSMSD, 2003, pp. 50-53.
24. D. Johns and K. Martin, Analog Integrated Circuit Design: John Wiley, 1997, pp. 598-598.
25. S. Karthikeyan, A. Tamminneedi, C. Boecker, and E. K. F. Lee, "Design of low-voltage front-end interface for switched-OP AMP circuits," IEEE Trans. Circuits Syst. 11, Analog Digit. Signal Process., vol. 48, no. 7, pp. 722-726, Jul. 2001.
26. J. Ramírez-Angulo, R. G. Carvajal, A. Torralba, and J. Martínez-Heredia, "A 1.5 V linear transconductor with wide bandwidth and wide input and output signal swings," in Proc. IEEE Int. Symp. Circuits and Systems, ISCAS, vol. 5, May 2000, pp. 161-164.
27. J. F. Duque-Carrillo, G. Torelli, J. M. Valverde, and M. A. Domínguez, "1-V rail-to-rail operational amplifiers in standard CMOS technology," IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 33-44, Jan. 2000.
28. S. Rout and E. K. F. Lee, "Design of 1 V switched-current cells in standard CMOS process," in Proc. IEEE Int. Symp. Circuits and Systems, ISCAS, vol. 2, May 2000, pp. 421-424.
29. M. Punzenberger and C. Enz, "A new 1.2 V BiCMOS log-domain integrator for companding current-mode filters," in Proc. IEEE Int. Symp. Circuits and Systems, ISCAS, 1996, pp. 125-128:
30. D. Python, M. Punzenberger, and C. Enz, "A 1-V CMOS log-domain integrator," in Proc. IEEE Int. Symp. Circuits and Systems, ISCAS, 1999, pp. 685-688.
31. D. R. Frey, "Log domain filtering for RF applications," IEEE J. Solid-State Circuits, vol. 31, no. 10, pp. 1468-1475, Oct. 1996.
32. M. N. El-Gamal and G. W. Roberts, "Very high-frequency log-domain bandpass filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process, vol. 45, no. 9, pp. 1188-1198, Sep. 1998.
33. V. Peluso, P. Vancoreland, M. Steyaert, and W. Sansen, "A 900 mV differential Class-AB OTA for switched op-amp applications," Electron. Lett., vol. 33, no. 17, pp. 1455-1456, Aug. 1997.
34. V. Peluso, P. Vancorenland, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1887-1897, Dec. 1998.
35. G. Giustolisi, G. Palmisano, and T. Segreto, "l.2-V CMOS op-amp with a dynamically biased output stage," IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 632-636, Apr. 2000.
36. G. A. Rincón-Mora and R. Stair, "A low voltage, rail-to-rail, Class-AB CMOS amplifier with high drive and low output impedance characteristics," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 8, pp. 753-761, Aug. 2001.
37. A. Torralba, R. G. Carvajal, J. Martínez-Heredia, and J. Ramírez-Angulo, "Class-AB output stage for low voltage CMOS op-amps with accurate quiescent current control," Electron. Lett., vol. 36, no. 21, pp. 1753-1754, Oct. 2000.
38. R. G. Carvajal, A. Torralba, J. Ramírez-Angulo, J, Tombs, and F. Muñoz, "Low voltage Class-AB output stages for CMOS op-amps," in Proc. of 28th Eur. Solid-State Circuits Conf., ESSCIRC, Sep. 2002.
39. R. G. Carvajal, A. Torralba, J. Ramírez-Angulo, J, Tombs, and F. Muñoz, "Class-AB output stages for low voltage CMOS OPAMPS with accurate quiescent current control by means of dynamic biasing," Anal. Int. Circuits Signal Process., vol. 39, pp. 69-77, Jul. 2003.
40. R. G. Carvajal, A. Torralba, J. Ramírez-Angulo, J, Tombs, and F. Muñoz, "Compact low power high slew rate CMOS buffer for large capacitive loads," Electron. Lett., vol. 38, no. 32, pp. 1348-1349, Oct. 2002.
41. R. Castello and P. Gray, "A high performance, micropower switched-capacitor filter," IEEE J. Solid-State Circuits, vol. 18, no. 6, pp. 1122-1132, Dec. 1985.
42. J. Ramírez-Angulo, M. Deyong, and W. J. Adams, "Applications of composite BiCMOS transistors," Electron. Lett., vol. 27, no. 24, pp. 2236-2238, Nov. 1991.
43. D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
44. R. G. Carvajal, J. Galán, J. Ramírez-Angulo, and A. Torralba, "Low-power low-voltage differential Class-AB OTAs for SC circuits," Electron. Lett., vol. 38, no. 22, pp. 1304-1305, Oct. 2002.
45. J. Galan, A. P. VegaLeal, F. Muñoz, R. G. Carvajal, A. Torralba, J. Tombs, and J. Ramírez-Angulo, "A 1.1 V very low-power ΔΣ modulator for 14-b 16 KHz A/D conversion using a novel Class-AB transconductance amplifier," in Proc. IEEE Int. Symp. Circuits and Systems, ISCAS, vol. 2, May 2002, pp. 616-619.
46. B. Gilbert, "Translinear circuits: A proposed classification," Electron. Lett., vol. 11, pp. 14-16, 1975.
47. E. Seevinck, E. Vittoz, M. D. Plessis, T. H. Joubert, and W. Beetge, "CMOS translinear circuits for minimum supply voltage," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 12, pp. 1560-1564, Dec. 2000.
48. E. Seevinck and R. J. Wiegerink, "Generalized translinear circuit principle," IEEE J. Solid-State Circuits, vol. 26, no. 8, pp. 1098-1102, Aug. 1991.
49. R. Wiegerink, "Analysis and Synthesis of MOS Translinear Circuits," Ph.D. dissertation, Twente Univ. Technology, Enschede, Denmark, 1992.
50. A. J. López-Martín and A. Carlosena, "Current-mode multiplier/divider circuits based on the MOS translinear principle," Anal. Int. Signal Process., vol. 28, no. 3, pp. 265-278, 2001.
51. A. J. Lṕoez-Martín and A. Carlosena, "Systematic design of companding systems by component substitution," Anal. Int. Signal Process., vol. 28, no. 1, pp. 91-106, 2001.
52. J. Ramírez-Angulo, R. G. Carvajal, A. Torralba, J. Galán, A. P. Vega-Leal, and J. Tombs, "The flipped voltage follower: A useful cell for low-voltage low-power circuit design," in Proc. Int. Symp. Circuits and Systems, ISCAS, vol. 3, May 2002, pp. 615-618.
53. M. Eskiyerli and A. J. Payne, "Square root domain filter design and performance," Anal. Int. Signal Process., vol. 22, pp. 231-243, Mar. 2000.
54. A. J. López-Martín and A. Carlosena, "A 3.3 V CMOS RMS-DC converter based on the MOS translinear principle," VLSI Design, to be pub- lished.
55. J. Mulder, W. A. Serdijn, A. C. van der Woerd, and A. H. M. van Roermund, "Dynamic translinear RMS-DC converter," Electron. Lett., vol. 32, no. 22, pp. 2067-2068, Oct. 1996.