Architecture and design of multichannel millimeter-wave wireless NoC

IEEE Design and Test

Volumn 31, Issue 6, 2014, Pages 19-28

  Yu, Xinmin ^a   Baylon, Joe ^a   Wettin, Paul ^a   Heo, Deukhyoun ^a   Pande, Partha Pratim ^a   Mirabbasi, Shahriar ^b  

^a WASHINGTON STATE UNIVERSITY   (United States)

^b UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

Generators; Millimeter wave circuits; Modulation; Power demand; Switches; Transceivers; Voltage controlled oscillators; Wireless communication

Indexed keywords

AMPLITUDE SHIFT KEYING; BANDWIDTH; CIRCUIT OSCILLATIONS; ELECTRIC MACHINE CONTROL; ELECTRIC POWER SUPPLIES TO APPARATUS; ENERGY EFFICIENCY; FREQUENCY BANDS; GAS GENERATORS; HETEROJUNCTION BIPOLAR TRANSISTORS; LOW POWER ELECTRONICS; MICROWAVE CIRCUITS; MILLIMETER WAVES; MODULATION; NETWORK-ON-CHIP; OSCILLATORS (ELECTRONIC); OSCILLISTORS; RADIO TRANSCEIVERS; SWITCHES; TRANSCEIVERS; VARIABLE FREQUENCY OSCILLATORS; WIRELESS TELECOMMUNICATION SYSTEMS;

FRACTIONAL BANDWIDTHS; GAIN BOOSTING TECHNIQUE; INTERCONNECT STRUCTURES; MILLIMETER WAVE CIRCUITS; MM-WAVE TRANSCEIVERS; ON-OFF KEYING MODULATIONS; POWER DEMANDS; WIRELESS COMMUNICATIONS;

INTEGRATED CIRCUIT DESIGN;

EID: 84916928591     PISSN: 21682356     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDAT.2014.2322995     Document Type: Review

References (12)

1. Intel Corporation, "Single chip cloud external architecture: Specification," Rev. 0.94, May 23, 2010. [Online]. Available: http://www.intel.com/content/www/us/en/research/intel-labs-single-chip-cloud-architecture-brief.html.
2. H. G. Lee, N. Chang, U. Y. Ogras, and R. Marculescu, "On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, network-on-chip approaches," ACM Trans. Design Autom. Electron. Syst.vol. 12, no. 3, 2007, DOI: 10.1145/1255456.1255460.
3. D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil, and J. H. Ahn, "Corona: System implications of emerging nanophotonic technology," in Proc. 35th Ann. Int. Symp. Comput. Architect., 2008, pp. 153-164.
4. M. F. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, and S.-W. Tam, "CMP network-on-chip overlaid with multi-band RF-interconnect," in Proc. IEEE 14th Int. Symp. High Performance Comput. Architect., 2008, pp. 191-202.
5. W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hao, C. Mineo, A. M. Sule, M. Steer, and P. D. Franzon, "Demystifying 3D ICs: The pros and cons of going vertical," IEEE Design Test, vol. 22, no. 6, pp. 498-510, Nov.-Dec. 2005.
6. P. Wettin, A. Vidapalapati, A. Gangul, and P. P. Pande, "Complex network-enabled robust wireless network-on-chip architectures," ACM J. Emerging Technol. Comput. Syst., vol. 9, no. 3, article 24, 2013, DOI: 10.1145/2491676.
7. J. Flich, T. Skeie, A. Mejia, O. Lysne, P. Lopez, A. Robles, J. Duato, M. Koibuchi, T. Rokicki, and J. C. Sancho, "A survey and evaluation of topology-agnostic deterministic routing algorithms," IEEE Trans. Parallel Distrib. Syst., vol. 23, no. 3, pp. 405-425, Mar. 2012.
8. J. Lee, Y. Huang, Y. Chen, H. Lu, and C. Chang, "A low-power fully integrated 60 GHz transceiver system with OOK modulation and on-board antenna assembly," in Proc. IEEE Int. Solid-State Circuits Conf., 2009, pp. 316-317.
9. S. Deb, K. Chang, X. Yu, S. P. Sah, M. Cosic, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo, "Design of an energy-efficient CMOS-compatible NoC architecture with millimeter-wave wireless interconnects," IEEE Trans. Comput., vol. 62, no. 12, pp. 2382-2396, Dec. 2013.
10. N. Binkert et al., "The Gem5 simulator," ACM SIGARCH Comput. Architect. News, vol. 39, no. 2, 2011, DOI: 10.1145/2024716.2024718.
11. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 programs: Characterization and methodological considerations," in Proc. 22nd Ann. Int. Symp. Comput. Architect., 1995, pp. 24-36.
12. C. Bienia, "Benchmarking modern multiprocessors," Ph.D. dissertation, Dept. Comput. Sci., Princeton Univ., Princeton, NJ, USA, 2011.