The potential of compression to improve memory system performance, power consumption, and cost

IEEE International Performance, Computing and Communications Conference, Proceedings

Volumn , Issue , 2003, Pages 343-350

  Mahapatra, Nihar R ^a   Liu, Jiangjiang ^a   Sundaresan, Krishnan ^a   Dangeti, Srinivas ^b   Venkatrao, Balakrishna V ^b  

^a State University of New York   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; DATA COMPRESSION; DATA STORAGE EQUIPMENT; DATA TRANSFER; EVALUATION; MARKOV PROCESSES; MATHEMATICAL MODELS; PERFORMANCE; SYSTEMS ANALYSIS; COSTS; DIGITAL ARITHMETIC; DIGITAL STORAGE; INTEGER PROGRAMMING; PROGRAM PROCESSORS;

COMPRESSED MEMORY SYSTEM; MARKOV ENTROPY MODEL; SOFTWARE PACKAGE SHADE; BENCHMARK SUITES; COMPRESSION SCHEME; EXPONENTIAL GROWTH; FLOATING-POINT PROGRAMS; HIGH BANDWIDTH; IMPROVING PERFORMANCE; PROCESSOR PERFORMANCE; SUN MICROSYSTEMS;

EMBEDDED SYSTEMS; ELECTRIC POWER UTILIZATION;

EID: 84954461159     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/pccc.2003.1203717     Document Type: Conference Paper

References (29)

1. Advanced RISC Machines. An Introduction to Thumb, March 1995. Available at: http://www.arm.com.
2. J.C. Becker, A. Park, and M. Farrens. An Analysis of the Information Content of Address Reference Streams. In Proceedings of the International Conference on Microarchitecture, pages 19-24, November 1991.
3. L. Benini, G. De Micheli, E. Macii and M. Poncino, Selective Instruction Compression for Memory Energy Reduction in Embedded systems. In Proceedings of International Symposium on Low Power Electronics and Design, ACM Press, NY, USA, August 1999.
4. W.-C. Cheng and M. Pedram. Memory Bus Encoding for Low-power: A Tutorial. In Proceedings of International Symposium on Quality of Electronics Design, March 2001.
5. D. Citron and L. Rudolph. Creating a Wider Bus using Caching Techniques. In Proceedings of International Symposium on High Performance Computer Architecture, pages 90-99, January 1995.
6. B. Cmelik and D. Keppel. SHADE: A Fast Instruction-set Simulator for Execution Profiling. ACM SIGMETRICS Performance Evaluation Review, 22(1): 128-137, May 1994.
7. M. Game and A. Booker Codepack[tm]: Code Compression for PowerPC Processors. IBM White Paper available at: http://www-3.ibm.com/chips/techlib.nsf/products/CodePack, May 2000.
8. J.L. Hennessey and D.A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., 1996.
9. K.D. Kissell. MIPS16: High-density MIPS for the Embedded Market. http://www.mips.com/Documentation/MIPS16whitepaper.pdf, 1997.
10. M. Kjelso, M. Gooch, and S. Jones. Empirical Study of Memory-data: Characteristics and Compressibility. IEE Proceedings on Computers and Digital Techniques, 145(1), 63-67, January 1998.
11. M. Kozuch and A. Wolfe. Compression of Embedded System Programs. In Proceedings of International Conference on Computer Design, 1994.
12. J.-S. Lee, W.-K. Hong, and S.-D. Kim. Design and Evaluation of a Selective Compressed Memory System. In Proceedings of International Conference on Computer Design, pages 184-191, 1999.
13. C. Lefurgy and T. Mudge. Code Compression for DSP. Technical Report CSE-R-380-98, EECS Department, University of Michigan, Ann Arbor, MI, 1998.
14. H. Lekatsas and W. Wolf, SAMC: A Code Compression Algorithm for Embedded Processors. IEEE Transactions on Computer-aided Design, 18(12): 1689-1701, December 1999.
15. S.Y. Liao, S. Devadas, and K. Keutzer. Code Density Optimization for Embedded DSP Processors Using Data Compression Techniques. In Proceedings of Conference on Advanced Research in VLSI, March 1995.
16. J. Liu, N.R. Mahapatra, K. Sundaresan, S. Dangeti, and B. V. Venkatrao, Memory System Compression and Its Benefits. In Proceedings of the 15th Annual IEEE International ASIC/SOC Conference, September 2002.
17. N.R. Mahapatra, J. Liu, K. Sundaresan, S. Dangeti, and B. V. Venkatrao. The Performance Advantage of Applying Compression to the Memory System. In Proceedings of the ACM-SIGPLAN Workshop on Memory System Performance (MSP 2002), June 2002.
18. A. Park and M. Farrens, Address Compression through Base Register Caching. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture, pages 193-199, November 1990.
19. P. Shivakumar and N.P. Jouppi. CACTI 3.0: An Integrated Cache Cycle Timing, Power, and Area Model. Technical Report WRL Research Report 2001/2, Compaq Western Research Laboratory, August 2001.
20. P.P. Sotiriadis and A. Chandrakasan. Low Power Bus Coding Techniques Considering Inter-wire Capacitances. In Proceedings of Custom Integrated Circuits Conference, pages 414-419, May 2000.
21. R. B. Tremaine, P.A. Franaszek, J.T. Robinson, C.O. Schulz, T.B. Smith, M.E. Wazlowski, and P.M. Bland. IBM Memory eXpansion Technology (MXT). IBM Journal of Research and Development, 45(2): 271-285, March 2001.
22. L. Villa, M. Yang, and K. Asanovic. Dynamic Zero Compression for Cache Energy Reduction. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture, December 2000.
23. J.L. Wang and R.W. Quong. The Feasibility of Using Compression to Increase Memory System Performance. In Proceedings of International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunications Systems, January 1994.
24. Wayne Wolf. Computers as Components: Principles of Embedded Computing System Design. Morgan Kaufmann Publishers Inc., 2001.
25. A. Wolfe and A. Channin. Executing Compressed Programs on an Embedded RISC Architecture. In Proceedings of the Annual Symposium on Computer Architecture, pages 81-91, 1992.
26. J. Yang, Y. Zhang, and R. Gupta. Frequent Value Compression in Data Caches. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture, November 2000.
27. W. Ye, N. Vijaykrishnan, M. Kandemir, and M.J. Irwin. The Design and Use of Simplepower: a Cycle-accurate Energy Estimation Tool. In Proceedings of Annual ACM/IEEE Design Automation Conference, pages 340-345, June 2000.
28. Y. Yoshida, B. Y. Song, H. Okuhata, T. Onoye, and I. Shirakawa. An Object Code Compression Approach to Embedded Processors. In Proceedings of International Symposium on Low Power Electronics and Design, pages 265-268, 1997.
29. Y. Zhang, R. Y. Chen, W. Ye, and M.J. Irwin. System Level Interconnect Power Modeling. In IEEE International ASIC/SoC Conference, pages 289-293, September 1998.