The performance advantage of applying compression to the memory system

Proceedings of the 2002 Workshop on Memory System Performance, MSP 2002

Volumn , Issue , 2002, Pages 86-96

  Mahapatra, Nihar R ^a   Liu, Jiangjiang ^a   Sundaresan, Krishnan ^a   Dangeti, Srinivas ^b   Venkatrao, Balakrishna V ^b  

^a State University of New York   (United States)

^b Sun Microsytems Inc   (United States)

Author keywords

Address compression; Bandwidth; Cache; Data compression; Entropy; Instruction compression; Latency; Lossless compression; Markov models; Memory; Register file; Storage; Traffic

Indexed keywords

BANDWIDTH; BANDWIDTH COMPRESSION; COMPUTER CIRCUITS; DATA COMPRESSION; DATA STORAGE EQUIPMENT; DIGITAL ARITHMETIC; DIGITAL STORAGE; ENERGY STORAGE; ENTROPY; INTEGER PROGRAMMING; MARKOV PROCESSES; PROGRAM PROCESSORS; TELECOMMUNICATION TRAFFIC;

CACHE; LATENCY; LOSSLESS COMPRESSION; MARKOV MODEL; REGISTER FILES;

CACHE MEMORY;

EID: 77954431235     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/773146.773048     Document Type: Conference Paper

References (25)

1. Advanced RISC Machines. An Introduction to Thumb, Mar. 1995. Available at: http://www.arm.com.
2. J. Becker, A. Park, and M. Farrens. An Analysis of the Information Content of Address Reference Streams. In Proceedings of the International Conference on Microarchitecture, pages 19-24, Nov. 1991.
3. D. Citron and L. Rudolph. Creating a Wider Bus Using Caching Techniques. In Proceedings of International Symposium on High Performance Computer Architecture, pages 90-99, Jan. 1995.
4. B. Cmelik and D. Keppel. SHADE: A Fast Instruction-set Simulator for Execution Profiling. ACM SIGMETRICS Performance Evaluation Review, 22(1):128-137, May 1994.
5. D. E. Culler, J. P. Singh, and A. Gupta. Parallel Computer Architecture. Morgan Kaufmann Publishers Inc., 1999.
6. P. Franaszek and J. Robinson. Design and Analysis of Internal Organizations for Compressed Random Access Memories. Technical Report IBM Research Report RC 21146 (94535) 20OCT98, IBM Research Division, T. J. Watson Research Center, Yorktown Heights, NY, Oct. 1998.
7. M. Game and A. Booker. Codepack[tm]: Code Compression for PowerPC Processors. IBM White Paper available at: http://www-3.ibm.com/chips/techlib/techlib.nsf/products/CodePack, May 2000.
8. T. Kemp, R. Montoye, J. Harper, J. Palmer, and D. Auerbach. A Decompression Core for PowerPC. IBM Journal of Research and Development, 42(6):807-811, Nov. 1998.
9. K. Kissell. MIPS 16: High-density MIPS for the Embedded Market. http://www.mips.com/Documentation/MIPS16whitepaper.pdf, 1997.
10. M. Kjelso, M. Gooch, and S. Jones. Empirical Study of Memory-data: Characteristics and Compressibility. IEE Proceedings on Computers and Digital Techniques, 145(1):63-67, Jan. 1998.
11. M. Kozuch and A. Wolfe. Compression of Embedded System Programs. In Proceedings of International Conference on Computer Design, 1994.
12. J.-S. Lee, W.-K. Hong, and S.-D. Kim. Design and Evaluation of a Selective Compressed Memory System. In Proceedings of International Conference on Computer Design, pages 184-191, 1999.
13. C. Lefurgy and T. Mudge. Code Compression for DSP. Technical Report CSE-TR-380-98, EECS Department, University of Michigan, Ann Arbor, MI, 1998.
14. H. Lekatsas and W. Wolf. Random Access Decompression Using Binary Arithmetic Coding. In Prodeedings of Data Compression Conference, Mar. 1999.
15. H. Lekatsas and W. Wolf. SAMC: A Code Compression algorithm for Embedded Processors. IEEE Transactions on Computer-aided Design, 18(12):1689-1701, Dec. 1999.
16. S. Nystrom, J. Runeson, and J. Sjodin. Code Compression Techniques for Embedded Systems, 2000.
17. A. Park and M. Farrens. Address Compression Through Base Register Caching. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture, pages 193-199, Nov. 1990.
18. D. A. Patterson and J. L. Hennessey. Computer Organization and Design: The Hardware/Software Approach. Morgan Kaufmann Publishers Inc., 1997.
19. K. Skadron, P. Ahuja, M. Martonosi, and D. Clark. Selecting a Single, Representative Sample for Accurate Simulation of SPECint Benchmarks. IEEE Transactions on Computers, 48(11):1260-1281, Nov. 1999.
20. Sun Microsystems. Introduction to Shade Ver5.34, 1997. http://www.sun. com/microelectronics/shade.
21. Tremaine, P. Franaszek, J. Robinson, C. Schulz, T. Smith, M. Wazlowski, and P. Bland. Ibm Memory expansion Technology (mxt). IBM Journal of Research and Development, 45(2):271-285, Mar. 2001.
22. L. Villa, M. Yang, and K. Asanovic. Dynamic Zero Compression for Cache Energy Reduction. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture, Dec. 2000.
23. J. Wang and R. Quong. The Feasibility of Using Compression to Increase Memory System Performance. In Proceedings of International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunications Systems:, Jan. 1994.
24. A. Wolfe and A. Channin. Executing Compressed Programs on an Embedded RISC Architecture. In Proceedings of the Annual Symposium on Computer Architecture, pages 81-91, 1992.
25. J. Yang, Y. Zhang, and R. Gupta. Frequent Value Compression in Data Caches. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture, Nov. 2000.