Tunable fault tolerance for runtime reconfigurable architectures

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn 2000-January, Issue , 2000, Pages 185-192

  Sinha, Steven K ^a   Kamarchik, Peter M ^a   Goldstein, Seth C ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE; COMPUTERS; FAULT TOLERANCE; RECONFIGURABLE HARDWARE;

DATA INTEGRITY; DRIVING FORCES; MARKET PLACE; MISSION CRITICAL APPLICATIONS; RUN-TIME RECONFIGURABLE; RUNTIMES;

RECONFIGURABLE ARCHITECTURES;

EID: 84949757980     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.2000.903405     Document Type: Conference Paper

References (13)

1. C. S. Stroud, E. Lee, M. Abramovici, "BIST-Diagnostics of FPGA Logic Blocks", Proc. Or the 1997 IEEE International Test Conference, pp 539-547, 1997.
2. C. S. Stroud, E. Lee, M. Abramovici, "Using ILA Testing for BIST in FPGAs", Proc. Of the 1996 IEEE International Test Conference, pp. 68-75, 1996.
3. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, R. Laufer, "PipeRench: A Coprocessor for Streaming Multimedia Acceleration", International Symposium on Computer Architecture, Atlanta, GA June 1999. To be published.
4. M. Meyers, K Jaget, S. Cadambi, J. Weener, M. Moe, H. Schmidt, S. C. Goldstein, D. Bowersox, PipeRench Manual, 1998.
5. R. D. Blanton, S. C. Goldstein, H. Schmidt, "Tunable Fault Tolerance via Test and Reconfiguration", Fault Tolerance Computing Symposium, 1998.
6. M. Meyers, "Testing of Pipeline Reconfigurable Machines", M. S. Thesis, Department of Electrical and Computer Engineering, Carnegie Mellon University, 1998
7. C. Stroud, S. Honala, P. Chen and M. Abramovici, "Built-in Self-Test of Logic Blocks in FPGAs (Finally, a Free Lunch: BIST Without Overhead!) ", The Nth IEEE VLSI Test Symposium, 1996
8. W. K. Huang and F. Lombardi, "An Approach for Testing Programmable/Configurable Field Programmable Gate Arrays", 14th IEEE VLSI Test Symposium, 1996
9. T. Inoue, et al., "Universal Test Complexity of Field-Programmable Gate Arrays", Fourth Asian Test Symposium, Los Alamitos, CA, 1995
10. X. T. Chen, W. K. Huang, F. Lombardi and X. Sun, "A Row-Based FPGA for Single and Multiple Stuck-At Fault Detection", IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, Lafayette, LA, 1995
11. C. Jordan and W. P. Marnane, "Incoming Inspection of FPGAs", Third European Test Conference, Los Alamitos, CA, 1993
12. K. Kwiat, W. Debany and S. Hariri, "Effects of Technology Mapping on Fault-Detection Coverage in Reprogrammable FPGAs", IEEE Proceeding - Computers and Digital Techniques, 1995
13. G. A. Mojoli, et al., "KITE: A Behavioral Approach to Fault-Tolerance in FPGA-Based Systems", IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Boston, MA, 1996