Three-dimensional memory vectorization for high bandwidth media memory systems

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2002-January, Issue , 2002, Pages 149-160

  Corbal, Jesus ^a   Espasa, Roger ^a   Valero, Mateo ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Area measurement; Bandwidth; Costs; Delay; Feeds; Investments; Power measurement; Registers; Robustness; Vector processors

Indexed keywords

ARRAY PROCESSING; BANDWIDTH; COMPUTER ARCHITECTURE; COSTS; ELECTRIC POWER MEASUREMENT; FEEDING; INVESTMENTS; PROGRAM PROCESSORS; ROBUSTNESS (CONTROL SYSTEMS);

AREA MEASUREMENT; CONVENTIONAL MEMORY; DELAY; ENERGY REQUIREMENTS; MULTIMEDIA APPLICATIONS; REGISTERS; VECTOR ARCHITECTURES; VECTOR PROCESSORS;

CACHE MEMORY;

EID: 84948972743     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2002.1176246     Document Type: Conference Paper

References (31)

1. K. Diefendorff and P. K. Dubey. How multimedia workloads will change processor design. IEEE Micro, pages 43-45, Sep 1997.
2. Rob Koenen. Mpeg-4, multimedia for our time. IEEE Spectrum, pages 26-34, February 1999.
3. A. Peleg and U. Weiser. Mmx technology extension to the intel architecture. IEEE Micro, pages 43-45, August 1996.
4. Pentium iii processor: Developerís manual. Technical Report http://developer. intel. com/design/PentiumIII, INTEL, 1999.
5. M. Tremblay, J. M. OíConnor, V. Narayanan, and L. He. Vis speeds new media processing. IEEE Micro, August 1996.
6. 3dnow! technology manual. Technical Report http://www. amd. com, Advanced Micro Devices, Inc., 1999.
7. Mips extension for digital media with 3d. Technical Report http://www. mips. com, MIPS technologies, Inc., 1997.
8. K. Diefendorff, P. K. Dubey, R. Hochsprung, and H. Scales. Altivec extension to powerpc accelerates media processing. IEEE Micro, pages 85-95, March-April 2000.
9. Parthasarathy Ranganathan, Sarita Adve, and Norman P. Jouppi. Performance of image and video processing with general-purpose and media isa extensions. International Symposium on Computer Architecture, May 1999.
10. Jesus Corbal, Roger Espasa, and Mateo Valero. Exploiting a new level of dlp in multimedia applications. MICRO, November 1999.
11. Ben Juurlink, Dmitri Tcheressiz, Stamatis Vassiliadis, and Harry Wijshoff. Implementation and evaluation of the complex streamed instruction set. Parallel Architectures and Compilation Techniques, PACT-01, Barcelona, September 2001.
12. I. Watson A. El-Mahdy. A two-dimensional vector architecture for multimedia. EUROPAR, 2001.
13. N. T. Slingerland and A. J. Smith. Cache performance for multimedia applications. International Conference on Supercomputing, ICS, pages 204-217, Sorrento, Italy 2001.
14. T. Juan, J. Navarro, and O. Temam. Data caches for superscalar processors. International Conference on Supercomputing, ICS97, pages 60-67, 1997.
15. R. E. Kessler. The alpha 21264 microprocessor. IEEE Micro, pages 24-36, March-April 1999.
16. Francisca Quintana, Jesus Corbal, Roger Espasa, and Mateo Valero. Adding a vector unit on a superscalar processor. International Conference on Supercomputing, Available at http://www. ac. upc. es/homes/roger/papers/list. html, June 1999.
17. C. Lee, M. Potkonjak, and W. H. Magione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communication systems. MICRO 30, 1997.
18. Jesus Corbal, Roger Espasa, and Mateo Valero. Mom: Instruction set architecture. Technical report, Universitat Politècnica de Catalunya, 1999.
19. A. Srivastava and A. Eulace. Atom: A system for building customized program analysis tools. Proceedings of the ACM SIGPLAN' 94 Conference on Programming Language Design and Implementation.
20. S. Rixner, W. J. Dally, B. Khailany, P. Mattson, U. Kapasi, and J. D. Owens. Register organization for media processing. High Performance Computer Architecture, HPCA-5, pages 375-386, 2000.
21. Peter Bannon. Alpha 21364: A Scalable Single-chip SMP. Technical Report http://www. digital. com/alphaoem/microprocessorforum. htm, Compaq Computer Corporation, 1998.
22. Jesus Corbal, Roger Espasa, and Mateo Valero. Dlp + tlp processors for the next generation of media workloads. HPCA, January 2001.
23. Christoforos Kozyrakis. A media-enhanced vector architecture for embedded memory systems. Technical Report UCB//CSD-99-1059, July 1999.
24. William J. Dally. Tomorrowís computing engines (keynote speech). Feb 1998.
25. A. Kunimatsu, N. Ide, and T. Sato et. al. Vector unit architecture for emotion synthesis. IEEE Micro, pages 85-95, March-April 2000.
26. Deependra Talla and Lizy K. John. Cost-effective hardware acceleration of multimedia applications. 2001 IEEE International Conference on Computer Design (ICCD), September 2001.
27. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle. Custom memory management methodologyñexploration of memory organisation for embedded multimedia system design. Kluwer Acad. Publ., Boston, ISBN 0-7923-8288-9, 1998.
28. R. Schaffer, F. Catthoor, and R. Merker. Combining background memory management and regular array co-partitioning illustrated on a full motion estimation kernel. special issue on Advanced Regular Array Design (T. Plaks, ed.) in J. of Parallel Algorithms and Applications, Vol. 15, No. 3-4:pp. 201-228, December 2000.
29. L. Zhang, J. B. Carter, W. C. Hsieh, and S. A. McKee. Memory system support for image processing. The 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT'99),, pages pp. 98-107, October 1999.
30. Krste Asanovic. Vector microprocessors. Phd thesis, University of California at Berkeley, 1998.
31. Akihiro Iwaya and TadashiWatanabe. The parallel processing feature of the NEC SX-3 supercomputer system. Intl. Journal of High Speed Computing, 3(3&4):187-197, 1991.