Ultra-low-latency lightweight dma for tightly coupled multi-core clusters

Proceedings of the 11th ACM Conference on Computing Frontiers, CF 2014

Volumn , Issue , 2014, Pages

  Rossi, Davide ^a   Loi, Igor ^a   Haugou, Germain ^b   Benini, Luca ^a,c  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b STMICROELECTRONICS   (France)

^c ETH ZURICH   (Switzerland)

Author keywords

DMA; Low latency; Many core; Multi core

Indexed keywords

ENERGY EFFICIENCY; MEMORY ARCHITECTURE;

COMPUTATIONAL CAPABILITY; DIRECT MEMORY ACCESS; DMA; EMBEDDED COMPUTING DEVICES; LOW LATENCY; MANY-CORE; MULTI CORE; PROGRAMMING INTERFACE;

ENGINES;

EID: 84904129769     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2597917.2597922     Document Type: Conference Paper

References (17)

1. Banakar R.; Steinke S.; Lee B.; Balakrishnan M; Marwedel. P. 2002. Scratchpad Memory: A Design Alternative for Cache On-chip memory in Embedded Systems. International Symposium on Hardware/Software Co-design (CODES).
2. Khunjush, F.; Dimopoulos, N.J. 2008. Extended characterization of DMA transfers on the Cell BE processor. IEEE International Symposium on Parallel and Distributed Processing, 2008. IPDPS 2008.
3. Harting, R. C; Parikh, V.; Dally W. J. 2012. Energy and Performance Benefits of Active Messages. Technical Report 131, Concurrent VLSI Architectures Group, Stanford University.
4. http://www.ti.com/lsds/ti/dsp/keystone-arm
5. http://www.nvidia.com/object/tegra.html
6. www.qualcomm.com/snapdragon
7. Flachs, B.; Asano, S.; Sang H.Dhong; Hofstee, H.P.; Gervais, G.; Roy Kim; Le, T.; Peichun Liu; Leenstra, J.; Liberty, J.; Michael, B.; Hwa-Joon Oh; Mueller, S.M.; Takahashi, O.; Hatakeyama, A.; Watanabe, Y.; Yano, N.; Brokenshire, D.A.; Peyravian, M.; Vandung To; Iwata, E. 2000. The microarchitecture of the synergistic processor for a cell processor. IEEE Journal of Solid-State Circuits.
8. Zhang N. Resolving a L2-prefetch-caused parallel nonscaling on Intel Core microarchitecture. 2011. Journal of Parallel and Distributed Computing.
9. Sancho, J.C.; Kerbyson, D.K., "Analysis of double buffering on two different multicore architectures: Quad-core Opteron and the Cell-BE," Parallel and Distributed Processing, 2008. IPDPS 2008. IEEE International Symposium, vol., no., pp.1,12, 14-18 April 2008.
10. Rossi, D.; Campi, F.; Spolzino, S.; Pucillo, S.; Guerrieri, R. 2010.A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing. IEEE Journal of Solid-State Circuits.
11. Ramirez, A.; Cabarcas, F.; Juurlink, B.; Alvarez Mesa, M.; Sanchez, F.; Azevedo, A.; Meenderinck, C.; Ciobanu, C.; Isaza, S.; Gaydadjiev, G. 2010. The SARC Architecture. IEEE Micro.
12. Xiaowen Chen; Zhonghai Lu; Jantsch, A.; Shuming Chen. 2010. Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller. Design, Automation & Test in Europe Conference & Exhibition (DATE).
13. Benini, L.; Flamand, E.; Fuin, D.; Melpignano, D. 2012. P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. Design, Automation & Test in Europe Conference & Exhibition (DATE).
14. Bauer M.; Cook H.; Khailany B. 2011. CudaDMA: optimizing GPU memory bandwidth via warp specialization. Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis.
15. NVIDIA Corporation. 2011. NVIDIA CUDA C programming guide, v4.0. http://www.nvidia.com/.
16. The Khronos OpenCL Working Group. 2011. OpenCL-The open standard for parallel programming of heterogeneous systems. http://www.khronos.org/opencl/.
17. Mazure, C.; Ferrant, R.; Nguyen, Bich-yen; Schwarzenbach, W.; Moulin, C. 2010. FDSOI: From substrate to devices and circuit applications. 2010 Proceedings of the ESSCIRC.