Quality configurable reduce-and-rank for energy efficient approximate computing

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 2015-April, Issue , 2015, Pages 665-670

  Raha, Arnab ^a   Venkataramani, Swagath ^a   Raghunathan, Vijay ^a   Raghunathan, Anand ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA MINING; DIGITAL STORAGE; ENERGY EFFICIENCY; ENERGY UTILIZATION; VECTORS;

CONFIGURABLE HARDWARE; DEGREE OF APPROXIMATION; DISTANCE COMPUTATION; IDENTIFIED PARAMETER; QUALITY CONSTRAINTS; REDUCTION IN ENERGY CONSUMPTION; TEMPORAL CORRELATIONS; VIDEO PROCESSING APPLICATIONS;

VIDEO SIGNAL PROCESSING;

EID: 84945918459     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2015.0569     Document Type: Conference Paper

References (19)

1. M. A. Breuer. Multi-media applications and imprecise computation. In Proc. Euromicro Conf. on Digital System Design, pages 2-7, Sept. 2005
2. S. T. Chakradhar et al. Best-effort computing: Re-thinking parallel software and hardware. In Proc. DAC, pages 865-870, June 2010
3. S. Sidiroglou-Douskos et al. Managing performance vs. accuracy tradeoffs with loop perforation. In Proc. ESEC/FSE, pages 124-134, 2011
4. W. Baek et al. Green: A framework for supporting energy-conscious programming using controlled approximation. In Proc. PLDI, 2010
5. V. Chippa et.al. Dynamic effort scaling: Managing the quality-efficiency tradeoff. In Proc. DAC, pages 603-608, 2011
6. S. Venkataramani et al. Quality programmable vector processors for approximate computing. In Proc. MICRO-46, pages 1-12, 2013
7. M. Samadi et al. Sage: Self-tuning approximation for graphics engines. In Proc. MICRO-46, pages 13-24, 2013
8. D. Shin et al. A new circuit simplification method for error tolerant applications. In Proc. DATE, pages 1-6, Mar. 2011
9. S. Venkataramani et al. Salsa: systematic logic synthesis of approximate circuits. In Proc. DAC, pages 796-801, 2012
10. A. Lingamneni K. Palem et al. Energy parsimonious circuit design through probabilistic pruning. In Proc. DATE, pages 1-6, Mar. 2011
11. A. B. Kahng et al. Accuracy-configurable adder for approximate arithmetic designs. In Proc. DAC, pages 820-825, 2012
12. Z. Kedem et al. Optimizing energy to minimize errors in dataflow graphs using approximate adders. In Proc. CASES, pages 177-186. ACM, 2010
13. A. Ranjan et al. Aslan: Synthesis of approximate sequential circuits. In Proc. DATE, pages 364:1-6, 2014
14. P. Kulkarni et al. Trading accuracy for power with an underdesigned multiplier architecture. In Proc. VLSI Design, pages 346-351, Jan. 2011
15. K. Nepal et al. Abacus: A technique for automated behavioral synthesis of approximate computing circuits. In Proc. DATE, pages 361:1-6, 2014
16. P. K. Krause et al. Adaptive voltage over-scaling for resilient applications. In Proc. DATE, pages 1-6, March 2011
17. D. Shin et al. Approximate logic synthesis for error tolerant applications. In Proc. DATE, pages 957-960, Mar. 2010
18. A. Raha et al. A power efficient video encoder using reconfigurable approximate arithmetic units. In Proc. VLSI Design, pages 324-329, 2014
19. Design Compiler, Synopsys Inc