Variations on truncated multiplication

Proceedings - Euromicro Symposium on Digital System Design, DSD 2003

Volumn , Issue , 2003, Pages 112-119

  Stine, J E ^a   Duverne, O M ^a  

^a Illinois Institute of Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOWER AVERAGE; MAXIMUM ABSOLUTE ERROR; PARALLEL MULTIPLIERS; TRUNCATED MULTIPLICATION; TRUNCATED MULTIPLIERS; TRUNCATION METHOD;

SYSTEMS ANALYSIS;

ALGORITHMS; DECISION MAKING; ENERGY CONSUMPTION;

EID: 84944319762     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2003.1231908     Document Type: Conference Paper

References (18)

1. G.-K. Ma and F. J. Taylor, "Multiplier Policies for Digital Signal Processing," IEEE ASSP Magazine, vol. 7, no. 1, pp. 6-19, 1990.
2. C. J. Nicol and P. Larsson, "Low power multiplication for FIR filters," in Proceedings of the 1997 International Symposium on Low Power Electronics and Design, pp. 76-79, 1997.
3. C. Lemonds and S. S. Shetti, "A low power 16 by 16 multiplier using transition reduction circuitry," in Proceedings of the International Workshop on Low Power Design, pp. 139-142, 1994.
4. G. E. Sobelman and D. L. Raatz, "Low-power multiplier design using delayed evaluation," in Proceedings of the International Symposium on Circuits and Systems, vol. 3, pp. 1564-1567, 1995.
5. T. Sakuta, W. Lee., and P. T. Balsara, "Delay balanced multipliers for low power/low voltage DSP core," in 1995 IEEE Symposium on Low Power Electronics, vol. 4, pp. 36-37, 1995.
6. E. de Angel and E. E. Swartzlander, Jr., "Low power parallel multipliers," in VLSI Signal Processing, IX., pp. 199-208, 1997.
7. A. Goldovsky, B. Patel, M. Schulte, R. Kolagotla, H. Srinivas, and G. Burns, "Design and implementation of a 16 by 16 low-power two's complement multiplier," in Proceedings of the International Symposium on Circuits and Systems, pp. 28-31, 2000.
8. E. Abu-Shama, M. B. Maaz, and M. A. Bayoumi, "A fast and low power multiplier architecture," in Proceedings of the 39th Midwest Symposium on Circuits and Systems, pp. 26-32, 1997.
9. J. Eyre and J. Bier, "The evolution of DSP processors," IEEE Signal Processing, vol. 21, no. 2, pp. 43-51, 2000.
10. Y. Lim, "Single precision multiplier with reduced circuit complexity for signal processing applications," IEEE Transactions on Computers, vol. 41, no. 10, pp. 1333-1336, 1992.
11. K. C. Bickerstaff, E. E. Swartzlander, Jr., and M. J. Schulte, "Analysis of column compression multipliers," in Proceedings of the 15th Symposium on Computer Arithmetic, pp. 33-39, 2001.
12. A. D. Booth, "A Signed Binary Multiplication Technique," Quarterly Journal of Mechanics and Applied Mathematics, vol. 4, pp. 236-240, 1991.
13. M. J. Schulte and E. E. Swartzlander, Jr., "Truncated multiplication with correction constant," in VLSI Signal Processing, VI, pp. 388-396, 1993.
14. E. J. King and E. E. Swartzlander, Jr., "Data-dependent truncated scheme for parallel multiplication," in Proceedings of the Thirty First Asilomar Conference on Signals, Circuits and Systems, pp. 1178-1182, 1998.
15. L. Dadda, "Some Schemes for Parallel Multipliers," Alta Frequenza, vol. 34, pp. 349-356, 1965.
16. M. J. Schulte, J. G. Hansen, and J. E. Stine, "Reduced power dissipation through truncated multiplication," in IEEE Alessandro Volta Memorial International Workshop on Power Design, pp. 61-69, 1998.
17. S. Elzinga, J. Lin, and V. Singhal, "XAPP215: design tips for HDL implementation of arithmetic functions," tech. rep., Xilinx, Inc., 2000.
18. C. R. Baugh and B. A. Wooley, "A two's complement parallel array multiplication algorithm," IEEE Transactions on Computers, vol. C-22, pp. 1045-1047, 1973.