메뉴 건너뛰기




Volumn 2003-January, Issue , 2003, Pages 41-45

Random sampling for on-chip characterization of standard-cell propagation delay

Author keywords

CMOS process; CMOS technology; Logic; Propagation delay; Sampling methods; Semiconductor device measurement; Semiconductor device modeling; Standards development; Testing; Timing

Indexed keywords

ADDERS; CHARACTERIZATION; CMOS INTEGRATED CIRCUITS; SEMICONDUCTOR DEVICE MODELS; SEMICONDUCTOR DEVICE TESTING; SEMICONDUCTOR DEVICES; STANDARDS; TESTING;

EID: 84942092182     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2003.1194707     Document Type: Conference Paper
Times cited : (24)

References (8)
  • 1
    • 4444321261 scopus 로고    scopus 로고
    • Timing and design closure in physical design flows
    • O. Coudert, "Timing and design closure in physical design flows," in Proc. of ISQED, pp. 511-516, 2002.
    • (2002) Proc. of ISQED , pp. 511-516
    • Coudert, O.1
  • 2
    • 2442653656 scopus 로고    scopus 로고
    • Interconnect limits on Gigascale Integration (GSI) in the 21st century
    • J. A. Davis, et al. "Interconnect Limits on Gigascale Integration (GSI) in the 21st Century," in Proceedings of the IEEE, vol. 89, no. 3, pp. 305- 324, 2001.
    • (2001) Proceedings of the IEEE , vol.89 , Issue.3 , pp. 305-324
    • Davis, J.A.1
  • 3
    • 0031077147 scopus 로고    scopus 로고
    • Analysis and decomposition of spatial variation in integrated circuit processes and devices
    • B. E. Stine, E. Chang, D. S. Boning, and J. E. Chung, "Analysis and decomposition of spatial variation in integrated circuit processes and devices," in IEEE Trans. on Semiconduct. Manufact., vol. 10, pp.24-41, 1997.
    • (1997) IEEE Trans. on Semiconduct. Manufact. , vol.10 , pp. 24-41
    • Stine, B.E.1    Chang, E.2    Boning, D.S.3    Chung, J.E.4
  • 4
    • 0011803699 scopus 로고    scopus 로고
    • Parasitic extraction: Current state of the art and future trends
    • W.H. Kao, Chi-Yuan Lo, M. Basel, and R. Singh, "Parasitic extraction: current state of the art and future trends," in Proceedings of the IEEE, vol. 89, no. 5, pp. 729-739, 2001.
    • (2001) Proceedings of the IEEE , vol.89 , Issue.5 , pp. 729-739
    • Kao, W.H.1    Lo, C.-Y.2    Basel, M.3    Singh, R.4
  • 5
    • 0034829997 scopus 로고    scopus 로고
    • Circuits for on-chip sub-nanosecond signal capture and characterization
    • N. Abaskharoun, et al., "Circuits for on-chip sub-nanosecond signal capture and characterization," in Proc. of IEEE Conf. on Custom Integrated Circuits, pp. 251 -254, 2001.
    • (2001) Proc. of IEEE Conf. on Custom Integrated Circuits , pp. 251-254
    • Abaskharoun, N.1
  • 6
    • 0030082886 scopus 로고    scopus 로고
    • A time digitizer Cmos gate array with a 250ps time resolution
    • Y.Arai, M.Ikeno, "A time digitizer Cmos Gate Array with a 250ps Time Resolution" in IEEE J. Solid-State Circuits, vol.31, no.2, 1996.
    • (1996) IEEE J. Solid-state Circuits , vol.31 , Issue.2
    • Arai, Y.1    Ikeno, M.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.