|
Volumn 2003-January, Issue , 2003, Pages 41-45
|
Random sampling for on-chip characterization of standard-cell propagation delay
|
Author keywords
CMOS process; CMOS technology; Logic; Propagation delay; Sampling methods; Semiconductor device measurement; Semiconductor device modeling; Standards development; Testing; Timing
|
Indexed keywords
ADDERS;
CHARACTERIZATION;
CMOS INTEGRATED CIRCUITS;
SEMICONDUCTOR DEVICE MODELS;
SEMICONDUCTOR DEVICE TESTING;
SEMICONDUCTOR DEVICES;
STANDARDS;
TESTING;
CMOS PROCESSS;
CMOS TECHNOLOGY;
LOGIC;
PROPAGATION DELAYS;
SAMPLING METHOD;
SEMICONDUCTOR DEVICE MEASUREMENTS;
STANDARDS DEVELOPMENT;
TIMING;
STANDARDIZATION;
|
EID: 84942092182
PISSN: 19483287
EISSN: 19483295
Source Type: Conference Proceeding
DOI: 10.1109/ISQED.2003.1194707 Document Type: Conference Paper |
Times cited : (24)
|
References (8)
|