RPack: Routability-driven packing for cluster-based FPGAs

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2001-January, Issue , 2001, Pages 629-634

  Bozorgzadeh, E ^a   Ogrenci Memik, S ^b   Sarrafzadeh, M ^a  

^a University of California   (United States)

^b NORTHWESTERN UNIVERSITY   (United States)

Author keywords

Clustering methods; Computer science; Cost function; Design automation; Field programmable gate arrays; Integrated circuit interconnections; Logic arrays; Logic circuits; Routing; Table lookup

Indexed keywords

AUTOMATION; CLUSTER ANALYSIS; COMPUTER SCIENCE; COST FUNCTIONS; COSTS; DESIGN; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUIT DESIGN; INTEGRATED CIRCUIT INTERCONNECTS; LOGIC CIRCUITS; LOGIC DESIGN; TABLE LOOKUP;

CLUSTERING METHODS; DESIGN AUTOMATIONS; INTEGRATED CIRCUIT INTERCONNECTIONS; LOGIC ARRAYS; ROUTING;

COMPUTER AIDED DESIGN;

EID: 84949800774     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2001.913379     Document Type: Conference Paper

References (10)

1. E. Ahmed, J. Rose, "The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density," ACM/SIGDA International Symposium on FPGA, pp. 3-12, Feb 2000.
2. V. Betz, J. Rose, "VPR: A New Packing Placement and Routing Tool for FPGA Research," Int. Workshop on Field-Programmable Logic, and Application, pp. 213-222, 1997.
3. A. Marquardt, V. Betz, J. Rose, "Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density," ACM/SIGDA International Symposium on FPGAs, pp.37-46, Feb.1999.
4. V. Betz, J. Rose, A. Marquardt, "Architecture and CAD for Deep-Submicron FPGAs," Kluwer Academic Publishers, 1994.
5. N. Bhat, D. Hill, "Routable Technology Mapping for FPGAs," First International Workshop on FPGAs, pp. 143-148, Feb. 1992.
6. M. Schlag, J. Kong, P. K. Chan, "Routability-Driven Technology Mapping for Lookup Table-Based FPGAs," IEEE Transactions on CAD, Vol. 13, pp.13-26, Jan 1994.
7. A. E. Caldwell, A. B. Kahng, S. Mantik, I. L. Markov, A. Zelikovsky, "On Wirelength Estimations for Row-Based Placement," International Symposium on Physical Design, 1998.
8. J. Cong, Y. Ding, "FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Design," IEEE Trans. on Computer-Aided Design. Vol.13, No.1, pp. 1-12,Jan. 1994.
9. E. M. Sentovich, et al, "SIS: A System for Sequential Analysis," Tech. Report No. UCD/ERL M92/41, University of California, Berkeley, 1992.
10. S. Yang, "Logic Synthesis and Optimization Benchmarks, Version 3.0," Tech. Report, Microelectronics Center of North Carolina, 1991.