Noise -Its sources, and impact on design and test of mixed signal circuits

Proceedings - 1st IEEE International Workshop on Electronic Design, Test and Applications, DELTA 2002

Volumn , Issue , 2002, Pages 370-374

  D'Abreu, Manuel ^a  

^a Ample Communications Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC SIGNAL SYSTEMS; HETEROJUNCTION BIPOLAR TRANSISTORS; INTEGRATED CIRCUIT DESIGN; INTEGRATED CIRCUITS;

COUPLING EFFECT; DESIGN AND TESTS; ELECTRICAL EFFECTS; MIXED-SIGNAL CIRCUITS; PACKAGE MODELS; PACKAGE PARASITICS; PROCESS TECHNOLOGIES; VERY LARGE DATUM;

MIXED SIGNAL INTEGRATED CIRCUITS;

EID: 84931028507     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DELTA.2002.994652     Document Type: Conference Paper

References (10)

1. J. Braire, K.S. Kirsch,.Principles of Substrate Crosstalk Generation in CMOS Circuits. IEEE Transaction on Computer-Aided Design of Integrated Circuits & Systems, vol 19 No. 6, June 2000
2. M. Nagata et.al.,.Measurement and Analysis of Substrate Noise Waveform in Mixed-Signal IC Environment. IEEE Trans on CAD of Integrated Circuits and Systems, June 2000
3. N.K. Vergese et.al.,.Verification Techniques for Substrate noise and their application to Mixed-Signal IC Design. IEEE J. Solid-State Circuits, pp 354-365, March 1996
4. J.P. Raskin et.al.,.Substrate Crosstalk Reduction Using SOI Technology. IEEE Trans. on Electron Devices, pp 2252-2261 Dec 1997
5. R. Singh,.An Overview of Substrate Coupling issues and modeling strategies. Proc. CICC. 1988, pp 491-498
6. R. Gharpurey, R. Meyer,.Modeling and Analysis of Substrate Coupling in IC. IEEE J. Solid-State Circuits, pp 344-353, March 1996
7. A. Samadevan et.al.,.A Scalable Substrate Noise Coupling Model for Design of Mixed-Signal ICs. IEEE J. Solid-State Circuits, June 2000
8. J.R. Brews,.The Submicron MOSFET., High Speed Semiconductor Devices, S.M. Sze, ed., New York, Wiley, Chapter-3
9. M. Nagata, et. al.,.Physical Design Guides for Substrate Noise Reduction in CMOS Digital Circuits., IEEE J. of Solid-State Circuits, Vol. 36, No.3, March 2001
10. H. Johnson, M. Graham.High.Speed Digital Design: A Handbook of Black Magic:, Prentice-Hall Inc., NJ. 1993