A systematic method to evaluate and compare the performance of physical unclonable functions

Embedded Systems Design with FPGAs

Volumn 9781461413622, Issue , 2013, Pages 245-267

  Maiti, Abhranil ^a   Gunreddy, Vikash ^a   Schaumont, Patrick ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CRYPTOGRAPHY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FUNCTION EVALUATION;

COMPACT SETS; COMPARISON ANALYSIS; FUNCTION MEASUREMENTS; MEASUREMENT AND ANALYSIS; ONLINE DATABASE; PERFORMANCE; RING OSCILLATOR; STATE OF THE ART; STATISTICAL PROPERTIES; SYSTEMATIC METHOD;

HARDWARE SECURITY;

EID: 84929295879     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4614-1362-2_11     Document Type: Chapter

References (25)

1. Armknecht F, Maes R, Sadeghi A-R, Standaert F-X, Wachsmann C (2011) A formal foundation for the security features of physical functions. IEEE Security and Privacy 2011(1):16
2. Bolotnyy L, Robins G (2007) Physically unclonable function-based security and privacy in rfid systems. In: Fifth annual IEEE international conference on pervasive computing and communications, PerCom 2007, pp 211-220, March 2007
3. Devadas S, Suh E, Paral S, Sowell R, Ziola T, Khandelwal V (2008) Design and implementation of puf-based "unclonable" rfid ics for anti-counterfeiting and security applications. In: IEEE international conference on RFID 2008, pp 58-64, April 2008
4. Gassend B, Clarke D, van Dijk M, Devadas S (2002) Silicon physical random functions. In: Proceedings of the 9th ACMconference on computer and communications security, CCS 2002. ACM, New York, NY, USA, pp 148-160
5. Guajardo J, Kumar S, Schrijen G-J, Tuyls P (2007) Fpga intrinsic pufs and their use for ip protection. In: Proceedings of the 9th international workshop on cryptographic hardware and embedded systems, CHES 2007. Springer, Berlin, Heidelberg, pp 63-80
6. Guajardo J, Kumar S, Schrijen G-J, Tuyls P (2008) Brand and ip protection with physical unclonable functions. In: IEEE international symposium on circuits and systems, ISCAS 2008, pp 3186-3189, May 2008
7. Helinski R, Acharyya D, Plusquellic J (2009) A physical unclonable function defined using power distribution system equivalent resistance variations. In: Proceedings of the 46th annual design automation conference, DAC. ACM, New York, NY, USA pp 676-681
8. Hori Y, Yoshida T, Katashita T, Satoh A (2010) Quantitative and statistical performance evaluation of arbiter physical unclonable functions on fpgas. In: International conference on reconfigurable computing and FPGAs (ReConFig) 2010, pp 298-303, Dec 2010
9. Krishna AR, Narasimhan S, Wang X, Wang X Mecca: a robust low-overhead puf using embedded memory array. In: Proceedings of the 13th international conference on Cryptographic hardware and embedded systems, CHES 2011. Springer, Berlin, Heidelberg, pp 407-420
10. Kumar S, Guajardo J, Maes R, Schrijen G-J, Tuyls P (2008) Extended abstract: The butterfly puf protecting ip on every fpga. In: IEEE international workshop on Hardware-oriented security and trust, HOST 2008, pp 67-70
11. Lim D, Lee J, Gassend B, Suh G, van Dijk M, Devadas S (2005) Extracting secret keys from integrated circuits. IEEE Trans Very Large Scale Integration Syst 13(10):1200-1205
12. Lofstrom K, Daasch W, Taylor D (2000) Ic identification circuit using device mismatch. In: IEEE international Solid-state circuits conference. Digest of Technical Papers. ISSCC 2000, pp 372-373
13. Maes R, Tuyls P, Verbauwhede I (2008) Intrinsic pufs from flip-flops on reconfigurable devices. In: 3rd Benelux workshop on information and system security (WISSec 2008). Eindhoven, NL, p 17
14. Maes R, Verbauwhede I (2010) Physically unclonable functions: A study on the state of the art andfuture research directions. In: Towards hardware-intrinsic security. Springer, New York
15. Maiti A, Casarona J, McHale L, Schaumont P (2010) A large scale characterization of ropuf. In: IEEE international symposium on hardware-oriented security and trust (HOST) 2010, pp 94-99
16. Majzoobi M, Koushanfar F, Potkonjak M (2008) Testing techniques for hardware security. In: IEEE international test conference, ITC 2008, pp 1-10
17. Morozov S, Maiti A, Schaumont P (2010) An analysis of delay based puf implementations on fpga. In: Sirisuk P, Morgan F, El-Ghazawi T, Amano H (eds) Reconfigurable computing: architectures, tools and applications of lecture notes in computer science, vol 5992. Springer, Berlin, pp 382-387
18. Pappu RS, Recht B, Taylor J, Gershenfeld N (2002) Physical one-way functions. Science 297:2026-2030
19. Su Y, Holleman J, Otis B (2008) A digital 1.6 pj/bit chip identification circuit using process variations. IEEE J Solid-State Circ 43(1):69-77
20. Suh GE, Devadas S (2007) Physical unclonable functions for device authentication and secret key generation. In: Proceedings of the 44th annual design automation conference, DAC 2007. ACM, New York, NY, USA, pp 9-14
21. Suzuki D, Shimizu K (2010) The glitch puf: a new delay-puf architecture exploiting glitch shapes. In: Proceedings of the 12th international conference on Cryptographic hardware and embedded systems, CHES 2010. Springer, Berlin, Heidelberg, pp 366-382
22. Tuyls P, Schrijen G-J, Skoríc B, van Geloven J, Verhaegh N, Wolters R (2006) Readproof hardware from protective coatings. In: Cryptographic hardware and embedded systems workshop of LNCS, vol 4249. Springer, New York, pp 369-383
23. van der Leest V, Schrijen G-J, Handschuh H, Tuyls P (2010) Hardware intrinsic security from d flip-flops. In: Proceedings of the fifth ACM workshop on Scalable trusted computing, STC 2010. ACM, New York, NY, USA, pp 53-62
24. Yamamoto D, Sakiyama K, Iwamoto M, Ohta K, Ochiai T, Takenaka M, Itoh K Variety enhancement of puf responses based on the locations of random outputting rs latches. http://www. iacr.org/workshops/ches/ches2011/presentations/Session%208/CHES2011 Session8 3.pdf
25. Yamamoto D, Sakiyama K, Iwamoto M, Ohta K, Ochiai T, Takenaka M, Itoh K (2011) Uniqueness enhancement of puf responses based on the locations of random outputting rs latches. In: Proceedings of the 13th international conference on Cryptographic hardware and embedded systems, CHES 2011. Springer, Berlin, Heidelberg, pp 390-406