Quantitative and statistical performance evaluation of arbiter Physical Unclonable Functions on FPGAs

Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010

Volumn , Issue , 2010, Pages 298-303

  Hori, Yohei ^a   Yoshida, Takahiro ^b   Katashita, Toshihiro ^a   Satoh, Akashi ^a  

^a NATIONAL INSTITUTE OF ADVANCED INDUSTRIAL SCIENCE AND TECHNOLOGY AIST   (Japan)

^b CHUO UNIVERSITY   (Japan)

Author keywords

Arbiter PUF; FPGA; Performance evaluation; Physical Unclonable Function (PUF); Virtex 5

Indexed keywords

ARBITER PUF; FPGA; PERFORMANCE EVALUATION; PHYSICAL UNCLONABLE FUNCTION (PUF); VIRTEX-5;

ACCESS CONTROL; ASYNCHRONOUS SEQUENTIAL LOGIC; BENCHMARKING; RECONFIGURABLE HARDWARE;

FUNCTION EVALUATION;

EID: 79951741378     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ReConFig.2010.24     Document Type: Conference Paper

References (17)

1. S.R. Pappu, Physical One-Way Functions, Ph.D thesis, MIT, 2001.
2. D. Lim, J.W. Lee, B. Gassend, G.E. Suh, M. van Dijk, and S. Devadas, "Extracting secret keys from integrated circuits," IEEE Trans. VLSI Syst., vol.13, no.10, pp.1200-1205, 2005. (Pubitemid 43131686)
3. G.E. Suh, and S. Devadas, "Physical physical unclonable functions for device authentication and secret key generation," DAC'07, pp.9-14, 2007. (Pubitemid 47129916)
4. J. Guajardo, S.S. Kumar, G.J. Schrijen, and P. Tuyls, "FPGA intrinsic PUFs and their use for IP protection," CHES'07, pp.63-80, 2007.
5. S.S. Kumar, J. Guajardo, R. Maesyz, G.J. Schrijen, and P. Tuyls, "The butterfly PUF," HOST'08, pp.67-70, 2008.
6. E. Ozturk, G. Hammouri, and B. Sunar, "Physical unclonable function with tristate buffers," ISCAS'08, pp.3194-3197, 2008.
7. R. Anderson, M. Bond, J. Clulow, and S. Skorobogatov, "Cryptographic processors - a survey," Proceedings of the IEEE, vol.94, no.2, pp.357-369, 2006. (Pubitemid 43145990)
8. P.C. Kocher, "Timing attacks on implementations of diffie-hellman, RSA, DSS, and other systems," Adances in Cryptography - CRYPTO'96, pp.104-113, 1996. (Pubitemid 126106234)
9. P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis," CRYPTO'99, pp.388-397, 1999.
10. C. Bosch, J. Guajardo, A.R. Sadegh, J. Shokrollahi, and P. Tuyls, "Efficient helper data key extractor on FPGAs," CHES'08, pp.181-197, 2008.
11. P. Tuyls, B. Škorić, S. Stallinga, A. Akkermans, and W. Ophey, "Information-theoretic security analysis of physical uncloneable functions," FC'05, pp.141-155, 2005. (Pubitemid 41425472)
12. B. Škorić, S. Maubach, T. Kevenaar, and P. Tuyls, "Information-theoretic analysis of capacitive physical unclonable functions," J. Appl. Phys., vol.200, no.024902, 2006.
13. A. Maiti, J. Casarona, L. McHale, and P. Schaumont, "A large scale characterization of RO-PUF," HOST'10, pp.66-71, 2010.
14. Xilinx, Inc., Virtex-5 Family Overview, 2009.
15. "Side-channel attack standard evaluation board (sasebo)," http://www.rcis.aist.go.jp/special/SASEBO/Research Center for Information Security, National Institute of Advanced Industrial Science and Technology.
16. Xilinx, Inc., Extended Spartan-3A FPGA Familiy Overview, 2010.
17. Y. Nagata, Sample Size Determination, Asakura Shoten, 2003, in Japanese.