Reducing leakage power in wearable medical devices using memory nap controller

2014 IEEE Dallas Circuits and Systems Conference: Enabling an Internet of Things - From Sensors to Servers, DCAS 2014

Volumn , Issue , 2014, Pages

  Olorode, Oluleye ^a   Nourani, Mehrdad ^a  

^a The University of Texas at Dallas   (United States)

Author keywords

medical and automotive electronics; Theme based wearable computing

Indexed keywords

BENCHMARKING; CACHE MEMORY; COMPUTER AIDED DESIGN; ELECTRIC POWER UTILIZATION; MEMORY ARCHITECTURE;

CACHE CONFIGURATIONS; HARDWARE OVERHEADS; LOW POWER PROCESSORS; PERFORMANCE PENALTIES; PROPOSED ARCHITECTURES; STATIC POWER CONSUMPTION; WEARABLE COMPUTING; WEARABLE MEDICAL DEVICES;

WEARABLE COMPUTERS;

EID: 84918525569     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DCAS.2014.6965331     Document Type: Conference Paper

References (23)

1. J. Liu, N. Zhao, X. R. Ding, and Y. T. Zhang, "Cardiovascular health informatics: Wearable medical device and flexible biosensor for mhealth, " Life Sciences Newsletter, March, 2014.
2. S. Mendis, P. Puska, B. Norrving et al., Global Atlas on Cardiovascular Disease Prevention and Control. World Health Organization, 2011.
3. Fact Sheets, Cardiovascular diseases (CVDs), WHO, Copyrightc 2013, http://www.who.int/mediacentre/factsheets/fs317/en/.
4. J. Mackay, G. A. Mensah et al., "The Atlas of Heart Disease and Stroke, " The atlas of heart disease and stroke, 2004.
5. P. D. Mitcheson, E. M. Yeatman, G. K. Rao, A. S. Holmes, and T. C. Green, "Energy Harvesting From Human and Machine Motion for Wireless Electronic Devices, " Proceedings of the IEEE, vol. 96, no. 9, pp. 1457-1486, 2008.
6. Y. L. Zheng, X. R. Ding, C. Poon, B. Lo, H. Zhang, X. L. Zhou, G. Z. Yang, N. Zhao, and Y. T. Zhang, "Unobtrusive Sensing and Wearable Devices for Health Informatics, " Biomedical Engineering, IEEE Transactions on, vol. 61, no. 5, pp. 1538-1554, May 2014.
7. Y. Li, C. C. Poon, and Y. T. Zhang, "Analog integrated circuits design for processing physiological signals, " Biomedical Engineering, IEEE Reviews in, vol. 3, pp. 93-105, 2010.
8. M. Powell, S. H. Yang, B. Falsafi, K. Roy, and T. Vijaykumar, "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories, " in Proc. of the International Symposium on Low Power Electronics and Design, 2000.
9. J. D. Balfour, "Efficient embedded computing, " Ph.D. dissertation, Stanford University, 2010.
10. Y. Zhang, J. Yang, and R. Gupta, "Frequent Value Locality and Valuecentric Data Cache Design, " in ACM SIGOPS Operating Systems Review, 2000.
11. R. Braojos, I. Beretta, G. Ansaloni, and D. Atienza, "Hardware/Software Approach for Code Synchronization in Low-Power Multi-Core Sensor Nodes, " in Proceedings of the IEEE/ACM Design Automation and Test Conference, vol. 1. IEEE/ACM Press, 2014.
12. A. Wang and A. Chandrakasan, "A 180-mV Subthreshold FFT Processor Using a Minimum Energy Design Methodology, " Solid-State Circuits, IEEE Journal of, vol. 40, no. 1, pp. 310-319, 2005.
13. B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, "A Variation-Tolerant Sub-200 mV 6-T Subthreshold SRAM, " Solid-State Circuits, IEEE Journal of, vol. 43, no. 10, pp. 2338-2348, 2008.
14. N. Verma and A. P. Chandrakasan, "A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy, " Solid-State Circuits, IEEE Journal of, vol. 43, no. 1, pp. 141-149, 2008.
15. R. K. Megalingam, K. Deepu, I. P. Joseph, and V. Vikram, "Phased Set Associative Cache Design for Reduced Power Consumption, " in 2nd IEEE International Conference on Computer Science and Information Technology ICCSIT, 2009.
16. K. Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge, "Drowsy Caches: Simple Techniques for Reducing Leakage Power, " in Proceedings of the 29th Annual International Symposium on Computer Architecture, 2002.
17. M. J. Geiger, S. A. McKee, and G. S. Tyson, "Drowsy Region-Based Caches: Minimizing both Dynamic and Static Power Dissipation, " in Proceedings of the 2nd conference on Computing frontiers, 2005.
18. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi, "McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures, " in MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, pp. 469-480, 2009.
19. W. Heirman, T. Carlson, and L. Eeckhout, "Sniper: Scalable and accurate parallel multi-core simulation, " in 8th International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems, Abstracts. High-Performance and Embedded Architecture and Compilation Network of Excellence (HiPEAC), pp. 91-94, 2012.
20. S. Li, K. Chen, J. H. Ahn, J. B. Brockman, and N. P. Jouppi, "Cacti-p: Architecture-level modeling for sram-based structures with advanced leakage reduction techniques, " in Computer-Aided Design (ICCAD), 2011 IEEE/ACM International Conference on. IEEE, pp. 694-701, 2011.
21. Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan, "Hotleakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects, " 2003.
22. J. A. Butts and G. S. Sohi, "A Static Power Model for Architects, " in Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, 2000.
23. R. Kumar and G. Hinton, "A family of 45nm ia processors, " in ISSCC'09, pp. 58-59, 2009.