Drowsy region-based caches: Minimizing both dynamic and static power dissipation

2005 Computing Frontiers Conference

Volumn , Issue , 2005, Pages 378-384

  Geiger, Michael J ^a   McKee, Sally A ^b   Tyson, Gary S ^c  

^a UNIVERSITY OF MICHIGAN   (United States)

^b Cornell University ^*  (United States)

^c Florida State University   (United States)

Author keywords

Drowsy caches; Energy aware design; Region based caches

Indexed keywords

DROWSY CACHES; ENERGY-AWARE DESIGN; REGION-BASED CACHES;

DATA STRUCTURES; ELECTRIC POWER UTILIZATION; ENERGY DISSIPATION; LEAKAGE CURRENTS;

BUFFER STORAGE;

EID: 33644640887     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1062261.1062322     Document Type: Conference Paper

References (17)

1. T. Austin. SimpleScalar 4.0 Release Note. http://www.simplescalar.com/.
2. th Int'tSymp. on Comp. Arch., pp. 83-94, June 2000.
3. th Int'l Symp. on Comp. Arch., pp. 147-157, May 2002.
4. K. Ghose and M. B. Kamble. Reducing Power in Superscalar Processor Caches using Subbanking, Multiple Line Buffers and Bit-Line Segmentation. Proc. Int'l Symp. on Low Power Electronics and Design, pp. 70-75, August 1999.
5. th Workshop on Workload Characterization, pp. 3-14, December 2001.
6. th Int'lSymp on Comp. Arch., pp. 240-251, June 2001.
7. th Symp. on Microarch., pp. 219-230, November 2002.
8. N. S. Kim, K. Flautner, D. Blaauw, and T. Mudge. Circuit and Microarchitectural Techniques for Reducing Cache Leakage Power. IEEE Transactions on VLSI, Vol. 12, No. 2, pp. 167-184, February 2004.
9. J. Kin, M. Gupta, and W. H. Mangione-Smith. Filtering Memory References to Increase Energy Efficiency. IEEE Transactions on Computers, Vol. 49, No. 1, pp. 1-15, January 2000.
10. H-H. S. Lee and G. S. Tyson. Region-Based Caching: An Energy-Delay Efficient Memory Architecture for Embedded Processors. Proc. Int'l Conf. on Compilers. Architecture, and Synthesis for Embedded Sys., pp. 120-127, November 2000.
11. H-H. S. Lee. Improving Energy and Performance of Data Cache Architectures by Exploiting Memory Reference Characteristics. Doctoral thesis, Univ. of Michigan, 2001.
12. J. Montanaro, et al. A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor. Digital Technical Journal, Vol. 9 No. 1, pp. 49-62, January 1997.
13. nd Annual Workshop on Duplicating, Deconstructing, and Debunking, pp. 14-24, June 2003.
14. M. Powell, S-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories. Proc. Int'l Symp. on Low Power Electronics and Design, 2000, pp. 90-95, July 2000.
15. th Hawaii International Conf. on System Science, pp. 306-315, January 1995.
16. Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan. HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. Technical Report CS-2003-05, University of Virginia Department of Computer Science, March 2003.
17. H. Zhou, M. Toburen, E. Rotenberg, and T. Conte. Adaptive mode-control: A Static-Power-Efficient Cache Design. Proc. Int'l Conf. on Parallel Arch, and Compilation Techniques, pp. 61-70, September 2001.