A survey and evaluation of topology-agnostic deterministic routing algorithms

IEEE Transactions on Parallel and Distributed Systems

Volumn 23, Issue 3, 2012, Pages 405-425

  Flich, José ^a   Skeie, Tor ^b   Mejía, Andrés ^c   Lysne, Olav ^b   López, Pedro ^a   Robles, Antonio ^a   Duato, José ^a   Koibuchi, Michihiro ^d   Rokicki, Tomas ^e   Sancho, José Carlos ^f  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

^b UNIVERSITY OF OSLO   (Norway)

^c INTEL CORPORATION   (United States)

^d NATIONAL INSTITUTE OF INFORMATICS   (Japan)

^e Instantis   (United States)

^f BARCELONA SUPERCOMPUTING CENTER   (Spain)

Author keywords

Interconnection networks; Routing algorithms; Topology agnostic routing

Indexed keywords

INTEGRATED CIRCUIT INTERCONNECTS; INTERCONNECTION NETWORKS (CIRCUIT SWITCHING); MESH NETWORKING; NETWORK-ON-CHIP; ROUTING ALGORITHMS; TOPOLOGY;

2D MESHES; CLUSTER INTERCONNECT; DETERMINISTIC ROUTING ALGORITHMS; INTERCONNECTION PATTERNS; IRREGULAR NETWORKS; NETWORK STRUCTURES; NETWORK TOPOLOGY; NETWORKS ON CHIPS;

NETWORK ROUTING;

EID: 84856006732     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2011.190     Document Type: Article

References (48)

1. N.J. Boden, D. Cohen, R.E. Felderman, A.E. Kulawik, C.L. Seitz, J.N. Seizovic, and W.-K. Su, "Myrinet: A Gigabit-per-Second Local Area Network," IEEE Micro, vol. 15, no. 1, pp. 29-36, Feb. 1995.
2. R.W. Horst, D.P. Sonnier, and W.J. Watson, "A Flexible Servernetbased Fault-Tolerant Architecture," Proc. 25th Int'l Symp. Fault-Tolerant Computing (FTCS '95), p. 2, 1995.
3. R. Seifert, Gigabit Ethernet: Technology and Applications for High-Speed LANs. Addison-Wesley Longman Publishing Co., Inc., 1998.
4. I.T. Assoc. "Infiniband Architecture Specification Release 1.2.1," http://www.infinibandta.org/specs/register/publicspec/, Jan. 2008.
5. F. Petrini, W.C. Feng, A. Hoisie, S. Coll, and E. Frachtenberg, "The Quadrics Network (qsnet): High-Performance Clustering Technology," Proc. Ninth Symp. High Performance Interconnects (HOTI '01), p. 125, 2001.
6. Top500 "Top500 Supercomputer List," www.top500.org, 2011.
7. J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks: An Engineering Approach. Morgan Kaufmann, 2003.
8. W. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, Inc., 2003.
9. H.-C. Chi and C.-T. Tang, "A Deadlock-Free Routing Scheme for Interconnection Networks with Irregular Topologies," Proc. Int'l Conf. Parallel and Distributed Systems, pp. 88-95, Dec. 1997.
10. M.E. Gómez, P. López, and J. Duato, "A Memory-Effective Routing Strategy for Regular Interconnection Networks," Proc. 19th IEEE Int'l Parallel and Distributed Processing Symp., p. 41b, 2005.
11. S. Rodrigo, S. Medardoni, J. Flich, D. Bertozzi, and J. Duato, "Efficient Implementation of Distributed Routing Algorithms for NoCs," IET Computers and Digital Techniques, vol. 3, pp. 460-475, 2009.
12. W.J. Dally and C.L. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," IEEE Trans. Computers, vol. C-36, no. 5, pp. 547-553, May 1987.
13. J. Duato, "A Necessary and Sufficient Condition for Deadlock-Free Routing in Cut-Through and Store-and-Forward Networks," IEEE Trans. Parallel and Distributed Systems, vol. 7, no. 8, pp. 841-854, Aug. 1996.
14. M.D. Schroeder, A.D. Birrell, M. Burrows, H. Murray, R.M. Needham, and T.L. Rodeheffer, "Autonet: A High-Speed, Self-Configuring Local Area Network Using Point-to-Point Links," IEEE J. Selected Areas in Comm., vol. 9, no. 8, pp. 1318-1335, Oct. 1991.
15. J.C. Sancho, A. Robles, and J. Duato, "A New Methodology to Compute Deadlock-Free Routing Tables for Irregular Networks," Proc. Workshop Comm., Architecture and Applications for Network-Based Parallel Computing (CANPC '00), Jan. 2000.
16. M. Koibuchi, A. Funahashi, A. Jouraku, and H. Amano, "L-Turn Routing: An Adaptive Routing in Irregular Networks," Proc. Int'l Conf. Parallel Processing (ICPP '01), pp. 383-392, 2001.
17. A. Mejia, J. Flich, J. Duato, S.-A. Reinemo, and T. Skeie, "Segment-Based Routing: An Efficient Fault-Tolerant Routing Algorithm for Meshes and Tori," Proc. 20th Int'l Parallel and Distributed Processing Symp. (IPDPS '06), Apr. 2006.
18. W. Qiao and L.M. Ni, "Adaptive Routing in Irregular Networks Using Cut-Through Switches," Proc. Int'l Conf. Parallel Processing (ICPP '96), pp. 52-60, 1996.
19. F. Silla and J. Duato, "Improving the Efficiency of Adaptive Routing in Networks with Irregular Topology," Proc. Fourth Int'l Conf. High-Performance Computing (HIPC '97), p. 330, 1997.
20. L. Cherkasova, V. Kotov, and T. Rokicki, "Designing Fibre Channel Fabrics," Proc. IEEE Int'l Conf. Computer Design (ICCD '95), pp. 346-351, 1995.
21. J. Flich, M.P. Malumbres, P. Lopez, and J. Duato, "Performance Evaluation of a New Routing Strategy for Irregular Networks with Source Routing," Proc. Int'l Conf. Supercomputing (ICS '00), 2000.
22. T. Skeie, O. Lysne, and I. Theiss, "Layered Shortest Path (LASH) Routing in Irregular System Area Networks," Proc. Int'l Parallel and Distributed Processing Symp. (IPDPS '02), 2002.
23. J. Domke, T. Hoefler, and W. Nagel, "Deadlock-Free Oblivious Routing for Arbitrary Topologies," Proc. 25th IEEE Int'l Parallel and Distributed Processing Symp., May 2011.
24. O. Lysne, T. Skeie, S.-A. Reinemo, and I. Theiss, "Layered Routing in Irregular Networks," IEEE Trans. Parallel and Distributed Systems, vol. 17, no. 1, pp. 51-65, Jan. 2006.
25. I. Theiss and O. Lysne, "FROOTS -Fault Handling in Up=Down Routed Networks with Multiple Roots," Proc. Int'l Conf. High Performance Computing (HiPC '03), 2003.
26. J. Flich, P. Lopez, J.C. Sancho, A. Robles, and J. Duato, "Improving Infiniband Routing through Multiple Virtual Networks," Proc. Fourth Int'l Symp. High Performance Computing (ISHPC '02), pp. 49-63, 2002.
27. J.C. Sancho, A. Robles, J. Flich, P. Lopez, and J. Duato, "Effective Methodology for Deadlock-Free Minimal Routing in Infiniband Networks," Proc. Int'l Conf. Parallel Processing (ICPP '02), pp. 409-418, 2002.
28. M. Koibuchi, A. Jouraku, K. Watanabe, and H. Amano, "Descending Layers Routing: A Deadlock-Free Deterministic Routing Using Virtual Channels in System Area Networks with Irregular Topologies," Proc. Int'l Conf. Parallel Processing (ICPP '03), Oct. 2003.
29. T. Skeie, O. Lysne, J. Flich, P. Lopez, A. Robles, and J. Duato, "Lash-Tor: A Generic Transition-Oriented Routing Algorithm," Proc. IEEE Int'l Conf. Parallel and Distributed Systems (ICPADS '04), pp. 595-604, 2004.
30. Y. Liu, C. Dwyer, and A. Lebeck, "Routing in Self-Organizing Nano-Scale Irregular Networks," ACM J. Emerging Technologies in Computing Systems, vol. 6, no. 1, pp. 1-21, 2010.
31. R. Moraveji, H. Sarbazi-Azad, and A. Zomaya, "A General Methodology for Direction-Based Irregular Routing Algorithms," J. Parallel and Distributed Computing, vol. 70, no. 4, pp. 363-370, 2010.
32. J. Cong, C. Liu, and G. Reinman, "ACES: Application-Specific Cycle Elimination and Splitting for Deadlock-Free Routing on Irregular Network-on-Chip," Proc. 47th ACM/IEEE Design Automation Conf. (DAC), pp. 443-448, 2010.
33. R. Holsmark, M. Palesi, and S. Kumar, "Deadlock Free Routing Algorithms for Irregular Mesh Topology NoC Systems with Rectangular Regions," J. Systems Architecture, vol. 54, nos. 3/4, pp. 427-440, 2008.
34. M. Koibuchi, A. Jouraku, and H. Amano, "Routing Algorithms Based on 2D Turn Model for Irregular Networks," Proc. Int'l Symp. Parallel Architectures, Algorithms and Networks (ISPAN '02), 2002.
35. J.C. Sancho, A. Robles, and J. Duato, "An Effective Methodology to Improve the Performance of the Up /Down Routing Algorithm," IEEE Trans. Parallel Distributed Systems, vol. 15, no. 8, pp. 740-754, 2004.
36. J. Flich, P. Lopez, M.P. Malumbres, J. Duato, and T. Rokicki, "Combining In-Transit Buffers with Optimized Routing Schemes to Boost the Performance of Networks with Source Routing," Proc. Third Int'l Symp. High Performance Computing (ISHPC '00), pp. 300-309, 2000.
37. P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Computer Communication Switching Technique," Computer Networks, vol. 3, no. 4, pp. 267-286, Sept. 1979.
38. W.J. Dally, "Express Cubes: Improving the Performance of K-Ary n-Cube Interconnection Networks," IEEE Trans. Computers, vol. 40, no. 9, pp. 1016-1023, Sept. 1991.
39. J.C. Sancho, A. Robles, and J. Duato, "A Flexible Routing Scheme for Networks of Workstations," Proc. Third Int'l Symp. High Performance Computing (ISHPC '00), pp. 260-267, 2000.
40. A. Mejia, J. Flich, J. Duato, S.-A. Reinemo, and T. Skeie, "Boosting Ethernet Performance by Segment-Based Routing," Proc. 15th Euromicro Conf. Parallel, Distributed and Network-Based Processing (PDP '07), Feb. 2007.
41. S.-A. Reinemo and T. Skeie, "Ethernet as a Lossless Deadlock Free System Area Network," Proc. Int'l Symp. Parallel and Distributed Processing and Applications, Y. Pan, D. Chen, M. Guo, J. Cao, and J. Dongarra, eds., pp. 901-914, 2005.
42. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, "A 5-GHz Mesh Interconnect for a Teraflops Processor," IEEE Micro, vol. 27, no. 5, pp. 51-61, Sept. 2007.
43. J. Rattner "Single-Chip Cloud Computer: An Experimental Many-Core Processor from Intel Labs," http://download.intel.com/pressroom/pdf/rockcreek/SCC-Announcement-JustinRattner. pdf, 2011.
44. D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C. Miao, J.F. Brown III, and A. Agarwal, "On-Chip Interconnection Architecture of the Tile Processor," IEEE Micro, vol. 27, no. 5, pp. 15-31, Sept./Oct. 2007.
45. S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato, "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing," Proc. Fourth ACM/IEEE Int'l Symp. Networks-on-Chip, pp. 25-32, 2010.
46. C. Hernández, A. Roca, F. Silla, J. Flich, and J. Duato, "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation," Proc. Fourth Int'l Symp. Networks-on-Chip, May 2010.
47. U.Y. Ogras, R. Marculescu, P. Choudhary, and D. Marculescu, "Voltage-Frequency Island Partitioning for GALS-Based Networks-on-Chip," Proc. Design Automation Conf., pp. 110-115, June 2007.
48. J. Flich and D. Bertozzi, Designing Network On-Chip Architectures in the Nanoscale Era. CRC Press, Taylor and Francis, 2010.