Ultra-low-leakage chip multiprocessor design with hybrid FinFET logic styles

ACM Journal on Emerging Technologies in Computing Systems

Volumn 11, Issue 1, 2014, Pages

  Chen, Xianmin ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

Author keywords

Asymmetric workfunction shorted gate; Chip multiprocessor; FinFET; Leakage power; Shorted gate

Indexed keywords

ASYMMETRIC-WORKFUNCTION SHORTED-GATE; CHIP MULTIPROCESSOR; FINFET; LEAKAGE POWER; SHORTED-GATE;

EID: 84907814732     PISSN: 15504832     EISSN: 15504840     Source Type: Journal    
DOI: 10.1145/2629576     Document Type: Article

References (24)

1. ARM Ltd. and TSMC Ltd. 2012. ARM and TSMC collaborate to optimize next-generation 64-bit ARM processors for FinFET process technology. http://www.tsmc.com.
2. A. N. Bhoj and N. K. Jha. 2011. Design of ultra-low-leakage logic gates and flip-flops in high-performance FinFET technology. In Proceedings of the IEEE International Symposium on Quality Electronic Design. 1-8.
3. A. N. Bhoj and N. K. Jha. 2013. Design of logic gates and flip-flops in high-performance FinFET technology. IEEE Trans. VLSI Syst. 21, 11.
4. A. N. Bhoj and N. K. Jha. 2014. Parasitics-aware design of symmetric and asymmetric gate-workfunction FinFET SRAMs. IEEE Trans. VLSI Syst. 22, 3, 548-561.
5. C. Bienia. 2011. Benchmarking modern multiprocessors. Ph.D. Dissertation, Princeton University.
6. N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood. 2011. The gem5 simulator. SIGARCH Computer Architec. News 39, 2, 1-7.
7. A. Carlson, Z. Guo, S. Balasubramanian, L. T. Pang, T.-J. K. Liu, and B. Nikolic. 2006. FinFET SRAM with enhanced read/write margins. In Proceedings of the IEEE International SOI Conference. 105-106.
8. M. Gebhart, J. Hestness, E. Fatehi, P. Gratz, and S. W. Keckler. 2009. Running PARSEC 2.1 on M5. Tech. Rep., Department of Computer Science, University of Texas at Austin.
9. GLOBALFOUNDRIES Inc. 2012. GLOBALFOUNDRIES unveils FinFET transistor architecture optimized for next-generation mobile devices. http://www.globalfoundries.com/newsroom/2012/20120920.aspx.
10. D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.-J. King, J. Bokor, and C. Hu. 2000. FinFET: A self-aligned double-gate MOSFET scalable to 20 nm. IEEE Trans. Electron Devices 47, 12, 2320-2325.
11. HP Laboratories. 2008. CACTI 5.1. http://www.hpl.hp.com/techreports/2008/HPL-2008-20.html.
12. Intel Corp. 2011. Intel's Revolutionary 22 nm transistor technology. http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-DetailsPresentation.pdf.
13. J. Kedzierski, D. M. Fried, E. J. Nowak, et al. 2001. High-performance symmetric-gate and CMOScompatible Vt asymmetric-gate FinFET devices. In Proceedings of the International Electron Devices Meeting. 19.5.1-19.5.4.
14. P. M. Kogge and H. S. Stone. 1973. A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Trans. Comput. C-22, 8, 786-793.
15. C.-Y. Lee and N. K. Jha. 2009. FinFET-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing. In Proceedings of the IEEE International Conference on Computer Design. 350-357.
16. C.-Y. Lee and N. K. Jha. 2014. FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks. IEEE Trans. VLSI Systems 22, 5.
17. A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the IEEE International Conference on Computer Design. 560-567.
18. E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, C.-T. Chuang, K. Bernstein, and R. Puri. 2004. Turning silicon on its edge [double gate CMOS/FinFET technology]. IEEE Circuits Devices Mag. 4, 1, 20-31.
19. Oracle Corp. 2005. OpenSPARC T1. http://www.oracle.com/technetwork/systems/opensparc/opensparc-t1-page-1444609.html.
20. J. M. Rabaey, A. Chandrakasan, and B. Nikolic. 2004a. Digital Integrated Circuits: A Design Perspective (2nd Ed.). Prentice Hall, Upper Saddle River, NJ, Chapter 11.
21. J. M. Rabaey, A. Chandrakasan, and B. Nikolic. 2004b. Digital Integrated Circuits: A Design Perspective (2nd Ed.). Prentice Hall, Upper Saddle River, NJ, Chapter 6.
22. Synopsys Inc. 2012. Sentaurus TCAD tool suite, version G-2012.06. http://www.synopsys.com.
23. Synopsys Inc. 2013. Design compiler graphical, version H-2013.03-SP3. http://www.synopsys.com.
24. A. Tang, Y. Yang, C.-Y. Lee, and N. K. Jha. 2014. McPAT-PVT: Delay and power modeling framework for FinFET processor architectures under PVT variations. IEEE Trans. VLSI Syst. (To appear).