Design of processors with reconfigurable microarchitecture

Journal of Low Power Electronics and Applications

Volumn 4, Issue 1, 2014, Pages 26-43

  Mokhov, Andrey ^a   Rykunov, Maxim ^a   Sokolov, Danil ^a   Yakovlev, Alex ^a  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

Conditional Partial Order Graphs; Microarchitecture; Microprocessor; Power proportionality; Reconfigurability

Indexed keywords

EID: 84906840649     PISSN: None     EISSN: 20799268     Source Type: Journal    
DOI: 10.3390/jlpea4010026     Document Type: Article

References (26)

1. The Zettabyte Era. In Cisco Visual Networking Index: Forecast and Methodology, 2010-2015; Cisco Systems Inc: San Jose, CA, USA, 2011.
2. Meisner, D.; Sadler, C.M.; Barroso, L.A.; Weber, W.D.; Wenisch, T.F. Power Management of Online Data-Intensive Services. In Proceedings of the 38th Annual International Symposium on Computer Architecture, San Jose, CA, USA, 4-8 June 2011; pp. 319-330.
3. Saponara, S.; Fanucci, L.; Terreni, P. Architectural-level power optimization of microcontroller cores in embedded systems. IEEE Trans. Ind. Electron. 2007, 54, 680-683.
4. Trending Back To ASICs. Available online: http://semiengineering.com/trending-asics/ (accessed on 30 October 2013).
5. Nowick, S. Automatic Synthesis of Burst-Mode Asynchronous Controllers. Ph.D. Thesis, Stanford University, Stanford, CA, USA, March 1993.
6. Baranov, S.I. Logic Synthesis for Control Automata; Kluwer Academic Publishers: Dordrecht, The Netherlands, 1994.
7. Cortadella, J.; Kishinevsky, M.; Kondratyev, A.; Lavagno, L.; Yakovlev, A. Logic Synthesis of Asynchronous Controllers and Interfaces; Advanced Microelectronics; Springer-Verlag: New York, NY, USA, 2002.
8. Mokhov, A.; Yakovlev, A. Conditional partial order graphs: Model, synthesis and application. IEEE Trans. Comput. 2010, 59, 1480-1493.
9. Mokhov, A.; Iliasov, A.; Sokolov, D.; Rykunov, M.; Yakovlev, A.; Romanovsky, A. Synthesis of processor instruction sets from high-level ISA specifications. IEEE Trans. Comput. 2013, PP, 1.
10. Chang, K.L.; Chang, J.S.; Gwee, B.H.; Chong, K.S. Synchronous-logic and asynchronous-logic 8051 microcontroller cores for realizing the internet of things: A comparative study on dynamic voltage scaling and variation effects. IEEE J. Emerg. Sel. Top. Circuits Syst. 2013, 3, 23-34.
11. De Micheli, G. Synthesis and Optimization of Digital Circuits; McGraw-Hill Higher: Stanford, CA, USA, 1994.
12. Sparsoe, J.; Furber, S. Principles of Asynchronous Circuit Design: A Systems Perspective.; Kluwer Academic Publishers: Dordrecht, The Netherlands, 2001.
13. Kinniment, D.J. Synchronization and Arbitration in Digital Systems; John Wiley and Sons: Cornwall, UK, 2008. ISBN: 978-0-470-51082-7.
14. Hoffmann, A.; Schliebusch, O.; Nohl, A.; Braun, G.; Wahlen, O.; Meyr, H. A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using the Machine Description Language LISA. In Proceedings of the ACM/IEEE International Conference on Computer-Aided Design, San Jose, CA, USA, 4-8 November 2001, pp. 625-630.
15. Fauth, A.; Freericks, M. Describing Instruction Set Processors Using nML. In Proceedings of the 1995 European Conference on Design and Test, Paris, France, 6-9 March 1995, p. 503.
16. Intel 8051 Instruction Set. Availabel online: http://www.keil.com/support/man/docs/is51 (accessed on 30 October 2013).
17. Huffman, D.A. A method for the construction of minimum-redundancy codes. Proc. IRE 1952, 40, 1098-1101.
18. Mokhov, A.; Alekseyev, A.; Yakovlev, A. Encoding of processor instruction sets with explicit concurrency control. IET Comput. Digit. Tech. 2011, 5, 427-439.
19. The Workcraft Framework Homepage. Available online: http://www.workcraft.org (accessed on 30 October 2013).
20. Price, W.J. A benchmark tutorial. IEEE Micro 1989, 9, 28-43.
21. Van Gageldonk, H.; van Berkel, K.; Peeters, A.; Baumann, D.; Gloor, D.; Stegmann, G. An Asynchronous Low-Power 80C51 Microcontroller. In Proceedings of the Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, San Deigo, CA, USA, 30 March-2 April 1998; pp. 96-107.
22. HMS99C52 Datasheet; Hynix Co.: Gyeonggi, South Korea, 2003. Available online: http://www.gaw.ru/pdf/Hynix/mcs51/HMS99C52.pdf (accessed on 30 October 2013).
23. Martin, A.J.; Nystrom, M.; Papadantonakis, K.; Penzes, P.I.; Prakash, J.T.; Tura, A. The Lutonium: A Sub-Nanojoule Asynchronous 8051 Microcontroller. In Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems, Vancouver, BC, Canada, 12-16 May 2003, pp. 14-23.
24. DS89C420 Microcontroller; Maxim Integrated Products: San Jose, CA, USA, 2000.
25. Chang, K.L.; Gwee, B.H. A Low-Energy Low-Voltage Asynchronous 8051 Microcontroller Cores. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Island of Kos, Greece, 21-24 May 2006.
26. Baz, A.; Shang, D.; Xia, F.; Yakovlev, A. Self-timed SRAM for Energy Harvesting Systems. In Proceedings of the 20th InternationalWorkshop on Power and Timing Modeling, Grenoble, France, 7-10 September 2010, pp. 105-115.