Storm: A stochastic recognition and mining processor

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2014, Pages 39-40

  Chippa, Vinay K ^a   Venkataramani, Swagath ^a   Roy, Kaushik ^a   Raghunathan, Anand ^a  

^a Purdue University   (United States)

Author keywords

Approximate computing; Energy efficiency; Recognition and mining; Stochastic computing

Indexed keywords

DESIGN; ENERGY EFFICIENCY; LOW POWER ELECTRONICS; RANDOM PROCESSES; STOPING; STORMS;

APPROXIMATE COMPUTING; ARITHMETIC OPERATIONS; COMPUTATIONAL KERNELS; CONVENTIONAL DESIGN; IMPROVING PERFORMANCE; PROPOSED ARCHITECTURES; STOCHASTIC COMPUTING; STOCHASTIC PROCESSING;

STOCHASTIC SYSTEMS;

EID: 84906807372     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2627369.2627645     Document Type: Conference Paper

References (24)

1. C. Chu et al. Map-reduce for machine learning on multicore. Proc. NIPS, 2007.
2. J. Meng et al. Best-effort parallel execution framework for recognition and mining applications. Proc. IPDPS, 2009.
3. A. Majumdar et al. A massively parallel, energy efficient programmable accelerator for learning and classification. ACM Trans. Architecture Code Optimization, 2012.
4. R. Iyer et al. CogniServe: Heterogeneous server architecture for large-scale recognition. IEEE MICRO, 2011.
5. S. Lee et al. A 345mw heterogeneous many-core processor with an intelligent inference engine for robust object recognition. In Proc. ISSCC, 2010.
6. B. R. Gaines. Stochastic computing. In Proc. SJCC, 1967.
7. A. Alaghi et al. Survey of stochastic computing. Trans. Embedded Computing Systems, 2013.
8. V. K. Chippa et al. Analysis and characterization of inherent application resilience for approximate computing. In Proc. DAC, 2013.
9. V. C. Gaudet. Iterative decoding using stochastic computation. Electronics Letters, 2003.
10. P. Li et al. Using stochastic computing to implement digital image processing algorithms. In Proc. ICCD, 2011.
11. W. Qian et. al. An architecture for fault-tolerant computation with stochastic logic. IEEE Trans, on Computers, 2011.
12. A. Alaghi et al. Stochastic circuits for real-time image-processing applications. In Proc. DAC, 2013.
13. S. T. Chakradhar et al. Best-effort computing: Re-thinking parallel software and hardware. In Proc. DAC, 2010.
14. V. K. Chippa, H. Jayakumar, D. Mohapatra, K. Roy, and A. Raghunathan. Energy-efficient recognition and mining processor using scalable effort design. In Proc. CICC, 2013.
15. R. Hegde et al. Energy-efficient signal Processing via algorithmic noise-tolerance. In Proc. ISLPED, 1999.
16. K. Palem et al. Sustaining moore's law in embedded computing through probabilistic and approximate design: retrospects and prospects. In Proc. CASES, 2009.
17. V. Gupta et al. IMPACT: Imprecise adders for low-power approximate computing. In Proc. ISLPED, 2011.
18. A. Lingamneni et al. Energy parsimonious circuit design through probabilistic pruning. In Proc. DATE, 2011.
19. S. Venkataramani et al. SALSA: Systematic logic synthesis of approximate circuits. In Proc. DAC, 2012.
20. V. K. Chippa et al. Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency. In Proc. DAC, 2010.
21. S. Venkataramani et al. Quality programmable vector processors for approximate computing. In Proc. MICRO, 2013.
22. W. J. Poppelbaum et al. Stochastic computing elements and systems. In Proc. JCC, 1967.
23. B. D. Brown et. al. Stochastic neural computation. I. Computational elements. IEEE Trans, on Computers, 2001.
24. J. M. Quero et al. Continuous time controllers using digital programmable devices. In Proc. IECON, 1999.