SOFORT: A hybrid SCM-DRAM storage engine for fast data recovery

10th International Workshop on Data Management on New Hardware, DaMoN 2014 - In Conjunction with the ACM SIGMOD/PODS Conference

Volumn , Issue , 2014, Pages

  Oukid, Ismail ^a   Booss, Daniel ^a   Lehner, Wolfgang ^b   Bumbulis, Peter ^a   Willhalm, Thomas ^c  

^a SAP RESEARCH   (Germany)

^b DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

^c INTEL DEUTSCHLAND GMBH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DATABASE SYSTEMS; ENGINES; HARDWARE; INFORMATION MANAGEMENT; VIRTUAL STORAGE;

DATA RECOVERY; DATABASE PERFORMANCE; MAIN MEMORY DATABASE SYSTEMS; RESTART TIME; STORAGE ENGINES; STORAGE-CLASS MEMORY; TRANSACTION THROUGHPUT;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84904579084     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2619228.2619236     Document Type: Conference Paper

References (28)

1. Intel R Threading Building Blocks. https://www.threadingbuildingblocks. org/.
2. Telecommunication Application Transaction Processing (TATP) Benchmark. http://tatpbenchmark.sourceforge.net/.
3. Intel R Architecture Instruction Set Extensions Programming Reference. Technical report, 2014. http://software.intel.com/en-us/intel-isa-extensions.
4. K. A. Bailey, P. Hornyack, L. Ceze, S. D. Gribble, and H. M. Levy. Exploring storage class memory with key value stores. In INFLOW 2013.
5. S. Chen, P. B. Gibbons, and S. Nath. Rethinking database algorithms for phase change memory. In CIDR 2011.
6. J. Coburn, A. M. Caulfield, A. Akel, L. M. Grupp, R. K. Gupta, R. Jhala, and S. Swanson. Nv-heaps: Making persistent objects fast and safe with next-generation, non-volatile memories. SIGPLAN Not., 47(4), Mar. 2011.
7. R. Colledge. SQL Server 2008 administration in action. Manning, Greenwich, CT, 2010.
8. J. Condit, E. B. Nightingale, C. Frost, E. Ipek, B. Lee, D. Burger, and D. Coetzee. Better i/o through byte- Addressable, persistent memory. In SOSP 2009.
9. X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, and Y. Chen. Circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement. In DAC 2008.
10. S. Dulloor, S. Kumar, A. Keshavamurthy, P. Lantz, R. Sankaran, J. Jackson, and D. Subbareddy. System software for persistent memory. In EuroSys 2014.
11. R. Fang, H.-I. Hsiao, B. He, C. Mohan, and Y. Wang. High performance database logging using storage class memory. In ICDE 2011.
12. M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram. In IEDM 2005.
13. R. Johnson, I. Pandis, N. Hardavellas, A. Ailamaki, and B. Falsafi. Shore-mt: A scalable storage manager for the multicore era. In EDBT 2009.
14. H. T. Kung and J. T. Robinson. On optimistic methods for concurrency control. ACM Trans. Database Syst., 6(3), 1981.
15. P.- A. Larson, S. Blanas, C. Diaconu, C. Freedman, J. M. Patel, and M. Zwilling. High-performance concurrency control mechanisms for main-memory databases. Proc. VLDB Endow., 5(4), Dec. 2011.
16. B. Lee, P. Zhou, J. Yang, Y. Zhang, B. Zhao, E. Ipek, O. Mutlu, and D. Burger. Phase-change technology and the future of main memory. Micro, IEEE, 30(1), Jan 2010.
17. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting phase change memory as a scalable dram alternative. SIGARCH Comput. Archit. News, 37(3), June 2009.
18. D. Narayanan and O. Hodson. Whole-system persistence. In ASPLOS XVII, 2012.
19. I. Pandis, R. Johnson, N. Hardavellas, and A. Ailamaki. Data-oriented transaction execution. Proc. VLDB Endow., 3(1-2), Sept. 2010.
20. S. Pelley, T. F. Wenisch, B. T. Gold, and B. Bridge. Storage management in the nvram era. PVLDB, 7(2), 2013.
21. M. K. Qureshi, V. Srinivasan, and J. A. Rivers. Scalable high performance main memory system using phase-change memory technology. In ISCA 2009.
22. B. M. Sang-Won Lee. Accelerating in-page logging with non-volatile memory. IEEE Data Eng. Bull., 33, 2010.
23. S. Venkataraman, N. Tolia, P. Ranganathan, and R. H. Campbell. Consistent and durable data structures for non-volatile byte- Addressable memory. In FAST 2011.
24. V. Viswanathan, K. Kumar, and T. Willhalm. Intel memory latency checker. Technical report. http://www.intel.com/software/mlc.
25. H. Volos, A. J. Tack, and M. M. Swift. Mnemosyne: Lightweight persistent memory. SIGPLAN Not., 47(4), 2011.
26. R. Williams. How we found the missing memristor. Spectrum, IEEE, Dec 2008.
27. P. R. Wilson. Pointer swizzling at page fault time: Efficiently supporting huge address spaces on standard hardware. SIGARCH Comput. Archit. News, 19(4):6-13, July 1991.
28. J. Zhao, S. Li, D. H. Yoon, Y. Xie, and N. P. Jouppi. Kiln: Closing the performance gap between systems with and without persistence support. In MICRO-46, 2013.