Run-time reconfiguration to tolerate core failures for real-time embedded applications on NoC manycore platforms

Proceedings - 2013 IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 2013 IEEE International Conference on Embedded and Ubiquitous Computing, EUC 2013

Volumn , Issue , 2014, Pages 1990-1997

  Li, Zheng ^a   Li, Shuhui ^a   Hua, Xiayu ^a   Wu, Hao ^a   Ren, Shangping ^a  

^a Illinois Institute of Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGER PROGRAMMING; NETWORK-ON-CHIP; POLYNOMIAL APPROXIMATION; QUADRATIC PROGRAMMING; UBIQUITOUS COMPUTING;

EMBEDDED APPLICATION; MIXED INTEGER QUADRATIC PROGRAMMING; OPTIMAL SOLUTIONS; POLYNOMIAL-TIME; RUN TIME RECONFIGURATION; SYSTEM RECONFIGURATION; TASK MIGRATION; TIMING PROPERTIES;

OPTIMIZATION;

EID: 84903956965     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCC.and.EUC.2013.287     Document Type: Conference Paper

References (25)

1. D. Axehill, "Applications of integer quadratic programming in control and communication", Ph. D. dissertation, Department of Electrical Engineering Köping University, Dec. 2005.
2. T. Bjerregaard and J. Sparso, "A router architecture for connectionoriented service guarantees in the mango clockless network-on-chip", in Proc. of IEEE/ACM Design, Automation and Test in Europe Conference, ser. DATE, march 2005, pp. 1226-1231.
3. P. Bogdan and R. Marculescu, "Non-stationary traffic analysis and its implications on multicore platform design", Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 30, no. 4, pp. 508-519, 2011.
4. C. Constantinescu, "Trends and challenges in vlsi circuit reliability", Micro, vol. 23, no. 4, pp. 14-19, 2003.
5. W. Dally and C. Seitz, "Deadlock-free message routing in multiprocessor interconnection networks", Computers, IEEE Transactions on, vol. C-36, no. 5, pp. 547-553, May 1987.
6. A. Das, A. Kumar, and B. Veeravalli, "Energy-aware communication and remapping of tasks for reliable multimedia multiprocessor systems", in Proc. of 18th International Conference on Parallel and Distributed Systems, 2012, pp. 564-571.
7. R. I. Davis and A. Burns, "A survey of hard real-time scheduling for multiprocessor systems", ACM Comput. Surv., vol. 43, no. 4, pp. 35:1-35:44, Oct. 2011.
8. O. Derin, D. Kabakci, and L. Fiorin, "Online task remapping strategies for fault-tolerant network-on-chip multiprocessors", in Proc. of 5th IEEE/ACM International Symposium on Networks on Chip, ser. NoCS, may 2011, pp. 129-136.
9. R. Dick, "Embedded system synthesis benchmarks (e3s)", 2007, available from http://ziyang.eecs.umich.edu/dickrp/e3s/.
10. R. P. Dick, D. L. Rhodes, and W. Wolf, "Tgff: task graphs for free", in Proc. of the 6th international workshop on Hardware/software codesign, ser. CODES/CASHE, 1998, pp. 97-101.
11. K. Goossens, J. Dielissen, and A. Radulescu, "Aethereal network on chip: concepts, architectures, and implementations", IEEE Design Test of Computers, vol. 22, no. 5, pp. 414-421, 2005.
12. IBM, "Ibm ilog cplex optimizer", Nov. 2008, http://www-01.ibm.com/software/integration/optimization/cplex-optimizer/.
13. L. Jain, B. Al-Hashimi, M. Gaur, V. Laxmi, and A. Narayanan, "NIRGAM: a simulator for NoC interconnect routing and application modeling", in Workshop on Diagnostic Services in Network-on-Chips, Design, Automation and Test in Europe Conference, ser. DATE, apr 2007, pp. 16-20.
14. S. Lee, "Real-time wormhole channels", Journal Of Parallel And Distributed Computing, vol. 63, pp. 299-311, 2003.
15. Z. Li, S. Li, X. Hua, H. Wu, and S. Ren, "Online system reconfiguration strategy for real-time applications on noc manycore platforms", Illinois Institute of Technology, Tech. Rep., available as http://gauss.cs.iit.edu/-code/techreports/IIT-CS-005-04-2013.pdf.
16. S. Manolache, P. Eles, and Z. Peng, "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on noc", in Design Automation Conference, Proceedings. 42nd, 2005, pp. 266-269.
17. P. Mesidis and L. Indrusiak, "Genetic mapping of hard real-time applications onto noc-based mpsocs: A first approach", in Proc. of 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, ser. ReCoSoC, 2011, pp. 1-6.
18. F. Moraes, N. Calazans, A. Mello, L. Möller, and L. Ost, "Hermes: an infrastructure for low area overhead packet-switching networks on chip", Integr. VLSI J., vol. 38, no. 1, pp. 69-93, Oct. 2004.
19. C. Nicopoulos, V. Narayanan, and C. R. Das, Network-on-Chip Architectures - A Holistic Design Exploration. Springer, 2010, vol. 45.
20. M. Schoeberl, "A time-triggered network-on-chip", in Proc. of International Conference on Field Programmable Logic and Applications, ser. FPL, 2007, pp. 377-382.
21. J. Sparsoe, "Design of networks-on-chip for real-time multi-processor systems-on-chip", in Proc. of 12th International Conference on Application of Concurrency to System Design, ser. ACSD, 2012, pp. 1-5.
22. N. Thakoor and J. Gao, "Branch-and-bound for model selection and its computational complexity", IEEE Trans. on Knowledge and Data Engineering, vol. 23, no. 5, pp. 655-668, May 2011.
23. L. Wolsey, Integer programming, ser. Wiley-Interscience series in discrete mathematics and optimization. Wiley, 1998.
24. K. Yue, F. Lockom, Z. Li, S. Ghalim, S. Ren, L. Zhang, and X. Li, "Hungarian algorithm based virtualization to maintain application timing similarity for defect-tolerant noc", in Proc. of 17th Asia and South Pacific Design Automation Conference, ser. ASP-DAC, 2012, pp. 493-498.
25. L. Zhang, Y. Han, Q. Xu, and X. Li, "Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology", in Proc. of IEEE/ACM Design, Automation and Test in Europe Conference, ser. DATE, march 2008, pp. 891-896.