Compiler-based data prefetching and streaming non-temporal store generation for the intel(R) xeon phi(TM) coprocessor

Proceedings - IEEE 27th International Parallel and Distributed Processing Symposium Workshops and PhD Forum, IPDPSW 2013

Volumn , Issue , 2013, Pages 1575-1586

  Krishnaiyer, Rakesh ^a   Kultursay, Emre ^a,b   Chawla, Pankaj ^a   Preis, Serguei ^a   Zvezdin, Anatoly ^a   Saito, Hideki ^a  

^a INTEL CORPORATION   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

compiler; coprocessor; Intel Xeon Phi; non temporal store; performance; prefetching

Indexed keywords

PROGRAM COMPILERS;

COMPILER; INTEL XEON PHI; NON-TEMPORAL STORE; PERFORMANCE; PREFETCHING;

COPROCESSOR;

EID: 84899707922     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPSW.2013.231     Document Type: Conference Paper

References (28)

1. Intel Corporation, "Intel-R Xeon Phi TM Coprocessor System Software Developers Guide," November 2012, http://software.intel.com/enus/mic- developer.
2. Intel Corporation, "Intel-R SDK for OpenCL Applications XE 2013 Beta-Optimization Guide," 2013, http://software.intel.com/enus/vcsource/ tools/opencl-sdk-xe.
3. J. Reinders, "An Overview of Programming for Intel-R Xeon-R and Intel-R Xeon Phi TM coprocessors," 2012, http://software.intel.com/enus/ mic-developer.
4. Intel Corporation, "Programming and Compiling for Intel-R Many Integrated Core Architecture," 2012, http://software.intel.com/enus/ articles/programming-And-compiling-for-intel-many-integratedcore-Architecture.
5. Intel Corporation, "Intel-R Composer XE 2013," 2013, http://software.intel.com/en-us/intel-composer-xe/.
6. N. Satish, C. Kim, J. Chhugani, H. Saito, R. Krishnaiyer, M. Smelyanskiy, M. Girkar, and P. Dubey, "Can traditional programming bridge the ninja performance gap for parallel computing applications?" in Proceedings of the 39th Annual International Symposium on Computer Architecture, ser. ISCA, 2012.
7. V. Aslot, M. J. Domeika, R. Eigenmann, G. Gaertner, W. B. Jones, and B. Parady, "Specomp: A new benchmark suite for measuring parallel computer performance," in Proceedings of the International Workshop on OpenMP Applications and Tools: OpenMP Shared Memory Parallel Programming, ser. WOMPAT, 2001.
8. J. D. McCalpin, "Memory bandwidth and machine balance in current high performance computers," IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, pp. 19-25, Dec. 1995.
9. D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, L. Dagum, R. A. Fatoohi, P. O. Frederickson, T. A. Lasinski, R. S. Schreiber, H. D. Simon, V. Venkatakrishnan, and S. K. Weeratunga, "The nas parallel benchmarkssummary and preliminary results," in Proceedings of the 1991 ACM/IEEE conference on Supercomputing, ser. Supercomputing, 1991.
10. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing," in Proceedings of the 2009 IEEE International Symposium on Workload Characterization, ser. IISWC, 2009.
11. A. K. Porterfield, "Software methods for improvement of cache performance on supercomputer applications," Ph.D. dissertation, Houston, TX, USA, 1989, Rice University.
12. D. Callahan, K. Kennedy, and A. Porterfield, "Software prefetching," in Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, ser. ASPLOS IV, 1991.
13. N. P. Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-Associative cache and prefetch buffers," in Proceedings of the 17th annual international symposium on Computer Architecture, ser. ISCA, 1990.
14. J.-L. Baer and T.-F. Chen, "An effective on-chip preloading scheme to reduce data access penalty," in Proceedings of the 1991 ACM/IEEE conference on Supercomputing, ser. Supercomputing, 1991.
15. C.-K. Luk and T. C. Mowry, "Compiler-based prefetching for recursive data structures," in Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, ser. ASPLOS VII, 1996.
16. J. D. Collins, D. M. Tullsen, H. Wang, and J. P. Shen, "Dynamic speculative precomputation," in Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, ser. MICRO 34, 2001.
17. W.-F. Lin, S. Reinhardt, and D. Burger, "Designing a modern memory hierarchy with hardware prefetching," Computers, IEEE Transactions on, vol. 50, no. 11, pp. 1202-1218, nov 2001.
18. V. Jim?enez, R. Gioiosa, F. J. Cazorla, A. Buyuktosunoglu, P. Bose, and F. P. O'Connell, "Making data prefetch smarter: adaptive prefetching on power7," in Proceedings of the 21st international conference on Parallel architectures and compilation techniques, ser. PACT, 2012.
19. S. P. Vanderwiel and D. J. Lilja, "Data prefetch mechanisms," ACM Comput. Surv., vol. 32, no. 2, pp. 174-199, Jun. 2000.
20. X. Tian and M. Girkar, "Effect of optimizations on performance of openmp programs," in High Performance Computing-HiPC 2004, ser. Lecture Notes in Computer Science. Springer Berlin Heidelberg, 2005, pp. 133-143.
21. A. J. C. Bik, D. L. Kreitzer, and X. Tian, "A case study on compiler optimizations for the intel core 2 duo processor," Int. J. Parallel Program., vol. 36, no. 6, pp. 571-591, Dec. 2008.
22. X. Tian, R. Krishnaiyer, H. Saito, M. Girkar, and W. Li, "Impact of compiler-based data-prefetching techniques on spec omp application performance," in Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium, ser. IPDPS '05, 2005.
23. J. Lee, H. Kim, and R. Vuduc, "When prefetching works, when it doesn?t, and why," ACM Trans. Archit. Code Optim., vol. 9, no. 1, pp. 2:1-2:29, Mar. 2012.
24. S. K. Raman, V. Pentkovski, and J. Keshava, "Implementing Streaming SIMD Extensions on the Pentium III Processor," IEEE Micro, vol. 20, no. 4, pp. 47-57, Jul. 2000.
25. M. Phillip, "Altivec. technology: A second generation simd microprocessor architecture," Hot Chips 10, 1998.
26. S. Oberman, G. Favor, and F. Weber, "AMD 3DNow! Technology: Architecture and Implementations," IEEE Micro, vol. 19, no. 2, pp. 37-48, Mar. 1999.
27. J. Abel, K. Balasubramanian, M. Bargeron, T. Craver, and M. Phlipot, "Applications tuning for sreaming simd extensions," Intel Technology Journal Q2, 1999.
28. E. Saule and U. Catalyurek, "An early evaluation of the scalability of graph algorithms on the intel mic architecture," in IPDPS Workshops' 12, 2012, pp. 1629-1639.