A case study on compiler optimizations for the Intel ® Core TM 2 duo processor

International Journal of Parallel Programming

Volumn 36, Issue 6, 2008, Pages 571-591

  Bik, Aart J C ^a   Kreitzer, David L ^a   Tian, Xinmin ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Code generation; Compilers; Optimization; Parallelization; Vectorization

Indexed keywords

CASE STUDIES; CODE GENERATION; CODE GENERATIONS; COMPILER OPTIMIZATIONS; COMPILERS; HIGH-PERFORMANCE; MODERN PROCESSORS; OPTIMIZING COMPILERS; PARALLELIZATION; PERFORMANCE ASPECTS; SOFTWARE OPTIMIZATIONS; VECTORIZATION;

CODES (SYMBOLS); MICROPROCESSOR CHIPS; NETWORK COMPONENTS; OPTIMIZATION; STORAGE ALLOCATION (COMPUTER);

PROGRAM COMPILERS;

EID: 54249085014     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-008-0071-8     Document Type: Article

References (18)

1. J.R. Allen K. Kennedy 1987 Automatic translation of Fortran programs to vector form ACM T. Progr. Lang. Sys. 9 491 542
2. Bik A.J.C. (2004). The Software Vectorization Handbook. Intel Press, Hillsboro, OR
3. A.J.C. Bik M. Girkar P.M. Grey X. Tian 1998 Automatic intra-register vectorization for the Intel architecture Int. J. Parallel Process. 30 65 98
4. Callahan, D., Cooper, K.D., Kennedy, K., Torczon, L.: Interprocedural constant propagation. In: SIGPLAN '86 Symposium on Compiler Construction, pp. 152-161. July 1986
5. Chandra, R., Dagum, L., Kohr, D., Maydan, D., McDonald, H., Menon, R.: Parallel Programming in OpenMP. Morgan Kaufmann Publishers Inc. (2001)
6. Eichenberger, A., Wu, P., O'Brien, K.: Vectorization for SIMD architectures with alignment constraints. In: Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation, pp. 82-93. Washington DC, June 2004
7. Hennessy J.L. and Patterson D.A. (1990). Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, San Mateo, Californa
8. Intel Corporation. Intel Architecture Software Developer's Manual, vol. 1: Basic Architecture. Intel Corporation (available at http://developer.intel. com/ ) (2007)
9. A. Krall S. Lelait 2000 Compilation techniques for multi-media processors Int. J. Parallel Prog. 28 4 347 361
10. Larsen, S., Amarasinghe, S.: Exploiting Superword level parallelism with multimedia instruction sets. In: Proceeding of the SIGPLAN Conference on Programming Language Design and Implementation. Vancouver, B.C., June 2000
11. Larsen, S., Witchel, E., Amarasinghe, S.: Increasing and detecting memory address congruence. In: Proceedings of the 11th International Conference on Parallel Architectures and Compilation Techniques. Charlottesville, VA, September 2002
12. McCalpin, J.D.: Memory bandwidth and machine balance in current high performance computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, December (1995)
13. Muchnick S. (1997). Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, San Mateo, CA
14. Pryanishnikov, I., Krall, A., Horspool, N.: Pointer alignment analysis for processors with SIMD instructions. In: Proceedings of the 5th Workshop on Media and Streaming Processors. San Diego, CA, December 2003
15. ® OpenMP C++/Fortran compiler for hyper-threading technology: implementation and performance. Intel Technol. J. 6(1) (2002)
16. X. Tian M. Gikar A.J.C. Bik H. Saito 2005 Practical compiler techniques on efficient multithreaded code generation for OpenMP programs Comput. J. 48 5 558 601
17. Wolfe M.J. (1996). High Performance Compilers for Parallel Computing. Addison-Wesley, Redwood City, California
18. Zima H. (1990). Supercompilers for Parallel and Vector Computers. ACM Press, New York