Impact of compiler-based data-prefetching techniques on SPEC OMP application performance

Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005

Volumn 2005, Issue , 2005, Pages

  Tian, Xinmin ^a   Krishnaiyer, Rakesh ^a   Saito, Hideki ^a   Girkar, Milind ^a   Li, Wei ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Compiler optimization; OpenMP; Performance evaluation; Prefetching; Thread level parallelism

Indexed keywords

COMPILER OPTIMIZATION; OPENMP; PERFORMANCE EVALUATION; PREFETCHING; THREAD-LEVEL PARALLELISM;

C (PROGRAMMING LANGUAGE); COMPUTER SOFTWARE; DATA PROCESSING; EVALUATION; FORTRAN (PROGRAMMING LANGUAGE); MULTIPROCESSING SYSTEMS; PARALLEL PROCESSING SYSTEMS; PERFORMANCE;

PROGRAM COMPILERS;

EID: 33746291130     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2005.248     Document Type: Conference Paper

References (21)

1. Vishal Aslot, Max Domeika, Rudolf Eigenmann, Greg Gaertner, Wesley B Jones and Bodo Parady, "SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance", in proc. of International Workshop on OpenMP Applications and Tools, WOMPAT 2001, West Lafayette, Indiana, July 30-31, 2001, LNCS 2104, pp.1-10.
2. Bharadwaj, J., Chen, W., Chuang, W., Hoflehner, G., Menezes, K., Muthukumar, K., and Pierce, J. The Intel IA-64 Compiler Code Generator. IEEE Micro, Vol 20, No 5, Sept/Oct 2000, pp.44-53.
3. F. Chow, S. Chan, R. Kennedy, S.-M. Liu, R. Lo, and P. Tu, "A new algorithm for partial redundancy elimination based on SSA form," in Proc. of the ACM SIGPLAN '97 Conference on Programming Language Design and Implementation, June 1997, pp.273-286.
4. Dan Quinlan, Markus Schordan, Qing Yi, Bronis R. de Supinski, "A C++ Infrastructure for Automatic Introduction and Translation of OpenMP Directives", in proc. of International Workshop on OpenMP Applications and Tools, WOMPAT 2003, Toronto, Canada, June 26-27, 2003, LNCS 2716, pp. 13-25.
5. Gautam Doshi, Rakesh Krishnaiyer, Kalyan Muthukumar, "Optimizing Software Data Prefetches with Rotating Registers", IEEE/ACM PACT'2001, pp.257-267.
6. Ernesto Su, Xinmin Tian, Milind Girkar, Grant Haab, Sanjiv Shah, Paul Petersen, "Compiler Support for Workqueuing Execution Model for Intel SMP Architectures", EWOMP 2002 Fourth European Workshop on OpenMP Roma, Italy, September 18-20th, 2002.
7. Feng Liu, Vipin Chaudhary, A Practical OpenMP Compiler for System on Chips, in proc. of International Workshop on OpenMP Applications and Tools, WOMPAT 2003, Toronto, Canada, June 26-27, 2003. LNCS 2716, pp.54-68.
8. Huck, J., Morris, D., Ross, J., Knies, A., Mulder, H., and Zahir, R. Introducing the IA-64 Architecture. IEEE Micro, Vol 20, No 5, Sept/Oct 2000, pp.12-23.
9. Hidetoshi Iwashita, Eiji Yamanaka, Naoki Sueyasu, Matthijs van Waveren, Ken Miura, "SPEC OMP2001 Benchmark on the Fujitsu PRIMEPOWER System", in proc. of Third European Workshop on OpenMP, EWOMP'O1 Barcelona, Spain, Sept. 8-9th, 2001.
10. Krishnaiyer, R., Kulkarni, D., Lavery, D., Li, W., Lim, C., Ng, J., and Sehr, D. An Advanced Optimizer for the IA-64 Architecture. IEEE Micro, Dec 2000.
11. C.-K. Luk, R. Muth, H. Patil, R. Weiss, P. G. Lowney, and R. Cohn. Profile-Guided Post-Link Stride Prefetching. In ICS-16, pp. 167-178, ACM Press, 2002.
12. A. Stoutchinim, J. N. Amaral, G. R. Gao, J. C. Dehnert, S. Jain, and A. Douillet. Speculative Prefetching of Induction Pointers, In Proc. of Compiler Construction CC10, April 2001.
13. Todd Mowry, "Tolerating latency in multiprocessors through compiler-inserted prefetching", IEEE Trans. on Computer Systems,16-1: pp.55-92, February, 1998.
14. Xinmin Tian, Aart Bik, Milind Girkar, Paul Grey, Hideki Saito, Ernesto Su, "Intel® OpenMP* C++/Fortran Compiler for Hyper-Threading Technology: Implementation and Performance", Intel Technology Journal, Volume 6, Q1 issue, 2002 http://www.intel.com/technology/ilj
15. Xinmin Tian, Milind Girkar, Sanjiv Shah, et al, "Compiler and Runtime Support for Running OpenMP Programs on Pentium- and Itanium-Architectures", The Int'l. Workshop on High-Level Parallel Programming Models & Supportive Environments (HIPS'03), April 22-22, 2003, Nice, France. IEEE Computer Society.
16. OpenMP Architecture Review Board, "OpenMP C and C++ Application Program Interface", Version 2.0, March 2002, http://www.openmp.org
17. OpenMP Architecture Review Board, "OpenMP Fortran Application Program Interface", Version 2.0, November 2000, http://www.openmp.org
18. Michael J. Wolfe, High Performance Compilers for Parallel Computers, Addison-Wesley Publishing Company, Redwood City, California, 1996.
19. Wm. A. Wulf, Sally A. MeKee, "Hitting the Memory Wall: Implications of Obvious", Computer Architecture News, 23(1): pp.21-24, March, 1995.
20. SPEC OMP Version 3.0 Documentation (OpenMP Benchmark Suite), http://www.spec.org/omp
21. Somnath Ghosh, Abhay Kanhere, Rakesh Krishnaiyer, Dattatraya Kulkarni, Wei Li, Chu-cheow Lim, and John Ng, " Integrating High-Level Optimizations in a Production Compiler: Design and Implementation Experience" CC2003, April 2003, Warsaw, Poland.