A split-path sensing circuit for spin torque transfer MRAM

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 61, Issue 3, 2014, Pages 193-197

  Kim, Jisu ^a   Na, Taehui ^a   Kim, Jung Pill ^b   Kang, Seung H ^b   Jung, Seong Ook ^a  

^a Yonsei University   (South Korea)

^b QUALCOMM INC   (United States)

Author keywords

Sensing circuit; sensing margin; spin torque transfer magnetic random access memory (STT MRAM); split path; yield

Indexed keywords

MAGNETIC RECORDING; MAGNETIC STORAGE; MONTE CARLO METHODS; MRAM DEVICES; RANDOM ACCESS STORAGE; TIMING CIRCUITS;

MAGNETIC RANDOM ACCESS MEMORY; SENSING CIRCUITS; SENSING MARGIN; SPLIT PATH; YIELD;

SPICE;

EID: 84897109728     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2013.2296136     Document Type: Article

References (9)

1. A. Driskill-Smith, D. Apalkov, V. Nikitin, X. Tang, S. Watts, D. Lottis, K. Moon, A. Khvalkovshiy, R. Kawakami, X. Luo, A. Ong, E. Chen, and E. Chen, "Latest advances and roadmap for in-plane and perpendicular STT-RAM, " in Proc. IEEE IMW, Monterey, CA, USA, 2011, pp. 1-3.
2. J. Kim, K. Ryu, S. H. Kang, and S.-O. Jung, "A novel sensing circuit for deep submicron spin transfer torque MRAM (STT-MRAM), " IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 1, pp. 181-186, Jan. 2012.
3. F. Ren, H. Park, R. Dorrance, Y. Toriyama, C.-K. K. Yang, and D. Markovi, "A body-voltage-sensing-based short pulse reading circuit for spin-torque transfer RAMs (STT-RAMs), " in Proc. 13th ISQED, Santa Clara, CA, USA, 2012, pp. 275-282.
4. T. M. Maffitt, J. K. DeBrosse, J. A. Gabric, E. T. Gow, M. C. Lamorey, J. S. Parenteau, D. R. Willmott, M. A. Wood, and W. J. Gallagher, "Design considerations for MRAM, " IBM J. Res. Develop., vol. 50, no. 1, pp. 25-49, Jan. 2006.
5. F. Ren, H. Park, C.-K. K. Yang, and D. Markovi, "Reference calibration of body-voltage sensing circuit for high-speed STT-RAMs, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 11, pp. 2932-2939, Nov. 2013.
6. R. Gonzalez, B. M. Gordon, and M. A. Horowitz, "Supply and threshold voltage scaling for low power CMOS, " IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1210-1216, Aug. 1997. (Pubitemid 127559667)
7. M. Durlam, P. J. Naji, A. Omair, M. DeHerrera, J. Calder, J. M. Slaughter, B. N. Engel, N. D. Rizzo, G. Grynkewich, B. Butcher, C. Tracy, K. Smith, K. W. Kyler, J. J. Ren, J. A. Molla, W. A. Feil, R. G. Williams, and S. Tehrani, "A 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects, " IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 769-773, May 2003.
8. M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano, "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM, " in Proc. IEEE IEDM, Washington, DC, USA, 2005, pp. 459-462. (Pubitemid 46370888)
9. K. C. Chun, H. Zhao, J. D. Harms, T.-H. Kim, J.-P. Wang, and C. H. Kim, "A scaling roadmap and performance evaluation of in-plain and perpendicular MTJ based STT-MRAMs for high-density cache memory, " IEEE J. Solid-State Circuits, vol. 48, no. 2, pp. 598-610, Feb. 2013.