Meeting delay constraints in DSM by minimal repeater insertion

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2000, Pages 436-440

  Liu, I Min ^a   Aziz, Adnan ^a   Wong, D F ^b  

^a The University of Texas at Austin   (United States)

^b University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DEEP SUB-MICRON TECHNOLOGY; DELAY CONSTRAINTS; LOCAL REFINEMENT; OBJECTIVE FUNCTIONS; REPEATER INSERTION; UNCONSTRAINED OPTIMIZATION PROBLEMS; UNCONSTRAINED PROBLEMS;

EXHIBITIONS; ITERATIVE METHODS; OPTIMIZATION;

PROBLEM SOLVING;

EID: 84893706459     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2000.840307     Document Type: Conference Paper

References (19)

1. National Technology Roadmap for Semiconductors. Semiconductor Industry Association, 1997.
2. R. K. Ahuja, T. L. Magnanti, and J. B. Orlin. Network Flows: Theory, Algorithms, And Applications. Prentice Hall, 1993.
3. C. Alpert and A. Devgan. Wire Segmenting for Improved Buffer Insertion. In Proc. of the Design Automation Conf., pages 588-589, 1997.
4. C. J. Alpert, A. Devgan, and S. T. Quay. Buffer Insertion with Accurate Gate and Interconnect Delay Computation. In Proc. of the Design Automation Conf., pages 479-484, 1999.
5. C. P. Chen, C. C. N. Chu, and D. F. Wong. Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation. In Proc. Intl. Conf. on Computer-Aided Design, pages 614-621, 1998.
6. C. P. Chen and N. Menezes. Noise-aware Repeater Insertion and Wire Sizing for On-Chip Interconnect using Hierarchical Moment-Matching. In Proc. of the Design Automation Conf., pages 502-506, 1999.
7. C. C. N. Chu and D. F. Wong. A New Approach to Simultaneous Buffer Insertion and Wire Sizing. In Proc. Intl. Conf. on Computer-Aided Design, pages 614-621, 1997.
8. J. Cong, L. He, and C.-K. Koh. Performance Optimization of VLSI Interconnect Layout. In Integration: the VLSI Journal, pages 1-94, 1996.
9. W. C. Elmore. The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifier. In Journal of Applied Physics, pages 55-63, 1948.
10. Y. I. Ismail and E. G. Friedman. Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits. In Proc. of the Design Automation Conf., pages 721-724, 1999.
11. M. Kang and W. W.-M. Dai. Delay Bounded Buffered Tree Construction for Timing Driven Floorplanning. In Proc. Intl. Conf. on Computer-Aided Design, pages 707-712, 1997.
12. J. Lillis, C.-K. Cheng, and T.-T. Y. Lin. OptimalWire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model. In Proc. Intl. Conf. on Computer-Aided Design, pages 138-143, 1995.
13. I.-M. Liu, A. Aziz, D. F. Wong, and H. Zhou. An Efficient Buffer Insertion Algorithm for Large Networks Based on Lagrangian Relaxation. In Proc. Intl. Conf. on Computer Design, pages 614-621, 1999.
14. T. Okamoto and J. Cong. Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization. In Proc. Intl. Conf. on Computer-Aided Design, pages 44-49, 1996.
15. J. F. Shapiro. Mathematical Programming: Structures and Algorithms. John Wiley, 1979.
16. D. Sylvester and K. Keutzer. Getting to the Bottom of Deep Submicron. In Proc. Intl. Conf. on Computer-Aided Design, pages 203-211, 1998.
17. D. Sylvester and K. Keutzer. Getting to the Bottom of Deep Submicron II: A Global Wiring Paradigm. In Proc. Intl. Symposium on Physical Design, pages 193-200, 1999.
18. L. P. P. P. van Ginneken. Buffer Placement in Distributed RC-tree Networks for Minimal Elmore Delay. In Proc. Intl. Symposium on Circuits and Systems, pages 865-868, 1990.
19. H. Zhou, D. F. Wong, I.-M. Liu, and A. Aziz. Simultaneously Routing and Buffer Insertion with Restrictions on Buffer Locations. In Proc. of the Design Automation Conf., pages 96-99, 1999.